)]}'
{
  "commit": "6a899e26429919571b563118edd03c4b08e53188",
  "tree": "168a46cc476d32657c29bd741f38fa76dc7b52c1",
  "parents": [
    "40756b1fd26256373b9b8e343633e7c56320881b"
  ],
  "author": {
    "name": "mole99",
    "email": "leomoser99@gmail.com",
    "time": "Fri Dec 23 10:26:58 2022 +0100"
  },
  "committer": {
    "name": "mole99",
    "email": "leomoser99@gmail.com",
    "time": "Fri Dec 23 10:26:58 2022 +0100"
  },
  "message": "Add GL verilog\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f21af3ece1a1c722ebd67c943e6ec581f1dbb419",
      "new_mode": 33188,
      "new_path": "verilog/gl/leorv32.nl.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5c9bf334e4b165cf1960f84fef82e17a023b5d49",
      "new_mode": 33188,
      "new_path": "verilog/gl/leorv32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4fb8129edd77eae32825e498e12533d8564abbe9",
      "new_mode": 33188,
      "new_path": "verilog/gl/soc.nl.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a40e4d2597d6bc9f929dc14326c1c0f45f2963a8",
      "new_mode": 33188,
      "new_path": "verilog/gl/soc.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2a19a45db4d89e52f5f4dcb4845657f2d3f3df0a",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project_wrapper.nl.v"
    },
    {
      "type": "modify",
      "old_id": "ecae883bef13d3962fa9182a666eca6dff9f6812",
      "old_mode": 33188,
      "old_path": "verilog/gl/user_project_wrapper.v",
      "new_id": "a5a7ddd8ddd4741169288e25f62a251efb5d2318",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project_wrapper.v"
    }
  ]
}