)]}'
{
  "commit": "47ef9e56d93e5afd0af2804b0ccd6c6f0d78a13d",
  "tree": "4d9c41c34423ff93bef4651c1000e0b9b9600649",
  "parents": [
    "3107fbea79dd679088ad6b4892394afcc81447ed"
  ],
  "author": {
    "name": "mole99",
    "email": "leomoser99@gmail.com",
    "time": "Fri Dec 23 10:26:04 2022 +0100"
  },
  "committer": {
    "name": "mole99",
    "email": "leomoser99@gmail.com",
    "time": "Fri Dec 23 10:26:04 2022 +0100"
  },
  "message": "Add design sources\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d41c0bd98feb776ef7d81efbc1b5447e0284a187",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/LICENSE"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "58f948cfe49bc7803931fa910774ffd2c4c9e194",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1f9065b56a64d9d307ca1e75f23428aeb232882b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/README.md"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "fb930d926621786d0efb7e4c07a9fdfe09a60a4b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/constraints/icebreaker.pcf"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "63db005817f42f3a58be4d98b9d71f186a8bc836",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/constraints/ulx3s_v20.lpf"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e253dd89fe7ec5e327256706f0271ae4022bcba5",
      "new_mode": 33261,
      "new_path": "verilog/rtl/leorv-fpga/firmware/firmware.bin"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "aee97dcc4a03d0e2494ae753f763448b29347a1d",
      "new_mode": 33261,
      "new_path": "verilog/rtl/leorv-fpga/firmware/firmware.elf"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b2e1097414c3169e9faea5ed7beab38df6053a4b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/firmware/firmware.map"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "07ac72ac9672e4d5025347d90507d90b7d5699d9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/firmware/icebreaker_sections.lds"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "551d5d57b7fbaaad37a4b61ce2fa0a3876f87fa0",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/firmware/main.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "bedf17b21520f97d02d552caf466e10442289746",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/firmware/main.o"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "419b378f4aff859b467eb3fb052f66e6795904d6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/firmware/makehex.py"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8fae958257f43e05330f3ca906c0d910ad565690",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/firmware/sections.lds"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "44a84ec4e1c37c2425f124be90d782c4af120e77",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/firmware/start.S"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9273cf7d314855bafafc0f780be1deae4b9a8375",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/firmware/start.o"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "07ac72ac9672e4d5025347d90507d90b7d5699d9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/firmware/ulx3s_sections.lds"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e6e2b4be1ecfa2ea5bce1690b44f005df524a5af",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/firmware/verilogmem.py"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a07597d43f4372705bc208798523f41fe801a603",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/images/color_test_chart.png"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7c81a6601505cb9157c0b905a8d8a600db9ab307",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/images/image_converter.py"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5b51b454c3aca69f5f2e446bf319c63c78789ef9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/images/kathi.png"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d41c0bd98feb776ef7d81efbc1b5447e0284a187",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/leorv32/LICENSE"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "32949f5bda47bd4535ea873909903d0b48396578",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/leorv32/README.md"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9e9ffaa23782122abead859d4994dab418adbe26",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/leorv32/rtl/leorv32.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "dd694baa801bd8c5d4bf112460e45aca27ed5e01",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/leorv32/rtl/leorv32_pkg.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "45eef3a620c712515da5fad8b2bb62e2bf66d188",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/mem_port_switch/rtl/mem_port_switch.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0d91d5bd3699571a6b11f170e2cf0ad72d463243",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/soc/rtl/dual_soc.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5ce2ac23171d93607a896d9c6c233f25b41c10a2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/soc/rtl/dual_soc_svga.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6572133987b12394f3e68c5048cecc4f708a6869",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/soc/rtl/icebreaker_top.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a4ffa76f0b6b71ea7bfcbd55c3f9bed91f1cc178",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/soc/rtl/simple_soc.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "929cfd508598db58052a56dcf6ef48bb86ac3e67",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/soc/rtl/simple_soc_svga.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "794d1ecc4338fec9afb5fcc9f335050b8fa41544",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/soc/rtl/ulx3s_top.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e8d667ca6a4e0a3dad1da81410ddb93ad022c954",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/soc/tb/icebreaker_top_tb.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8251a6b0fd079ad9fa6b8c8bbd9f944c88eea19a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/soc/tb/ulx3s_top_tb.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a7eb276df451c9d5b4e2fef0c40192af6abd7244",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/sram/rtl/sram.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "31ca60380e1d59279bdeb127022516f3d6710b4f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/svga/rtl/svga_gen.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "04a69db5257bf5b3789b86e52bdec82faf46c323",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/svga/rtl/svga_gen_top.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e68ddb66216932cb945d618e9f06dc0bb7b77419",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/svga/tb/svga_gen_top_tb.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d85eedf0933823f0fb5f038c114c22ae895413bb",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/uart/rtl/my_uart_rx.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "bc7f6f2b87717dc9415523b804a89788862f6149",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/uart/rtl/my_uart_tx.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a7658ab02be43aa325876094f14a392f883595d8",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/uart/tb/my_uart_rx_tb.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "56ecbeb2337209f56443e23498977df7f6d5feb5",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/uart/tb/my_uart_tx_tb.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "15176148c47033027ac906b52ab2aa5ae7849bfd",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/util/rtl/T_ff.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "93cc42f859564f9fa048b4994ac6501fc380c5ba",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/util/rtl/debouncer.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5eb07aac38d54eaa5445d7fde5752ce8aec8d4d5",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/util/rtl/edge_detection.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "40f281a6bd06742ef2452b07fba237cfc43c8521",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/util/rtl/synchronizer.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0d5da984f28a9cc23b886410e10e8b6126ff15d9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/util/tb/T_ff_tb.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4c6d1dd760f792bb191fdf4f944ab6be6b5a7342",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/util/tb/debouncer_tb.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "90c5622b0e6d19c4e94512e12c4105b5c1bd51e3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/util/tb/edge_detection_tb.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "abf64630f4bcafe16dca30ecf77a814c46cfc266",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/util/tb/synchronizer_tb.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "091853e69ba4da5e82729dbc04bd7c038d5e9a1a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/leorv-fpga/wb_memory/rtl/wb_memory.sv"
    }
  ]
}