)]}'
{
  "commit": "c4449616511a9d8f36ae5226c4c42fd22f504ae6",
  "tree": "4734638eee1e51416202da741369fc5f7acf8d8d",
  "parents": [
    "d9ce47563ff95930da989f123b49305532389eb8"
  ],
  "author": {
    "name": "Staf Verhaegen",
    "email": "staf@fibraservi.eu",
    "time": "Mon Jun 06 16:23:30 2022 +0200"
  },
  "committer": {
    "name": "Staf Verhaegen",
    "email": "staf@fibraservi.eu",
    "time": "Mon Jun 06 16:23:30 2022 +0200"
  },
  "message": "Add 3.3V bandgap.\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3176dfc4073cb6e84f27f83150d1b9fb8f795d22",
      "new_mode": 33188,
      "new_path": "doitcode/bandgap.py"
    },
    {
      "type": "modify",
      "old_id": "4c677a43393edf3b18164724ce4c9f44171bbb61",
      "old_mode": 33188,
      "old_path": "doitcode/generate.py",
      "new_id": "8297498bc54d2708737bc1aecf91470581fb399c",
      "new_mode": 33188,
      "new_path": "doitcode/generate.py"
    },
    {
      "type": "modify",
      "old_id": "1bfbf8c13d8c0e0e72a888b17809eb1480be12b5",
      "old_mode": 33188,
      "old_path": "gds/user_analog_project_wrapper.gds.gz",
      "new_id": "ca5b026de5723853b0f46755e8956fa4b8277f87",
      "new_mode": 33188,
      "new_path": "gds/user_analog_project_wrapper.gds.gz"
    },
    {
      "type": "modify",
      "old_id": "6b4e7abe587d51371f41fac415d70a54d775709f",
      "old_mode": 33188,
      "old_path": "netgen/user_analog_project_wrapper.spice",
      "new_id": "67769106564caabfe6d9ac8026cab3673b9b607d",
      "new_mode": 33188,
      "new_path": "netgen/user_analog_project_wrapper.spice"
    },
    {
      "type": "modify",
      "old_id": "c4db2d6f02a89b107df9a50c248620cabcf6ec91",
      "old_mode": 33188,
      "old_path": "verilog/rtl/blocks.v",
      "new_id": "f8a982d1399a00f7101a62f7443b1cdf9e7d1ca3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/blocks.v"
    },
    {
      "type": "modify",
      "old_id": "95fc0c5db304de0a4821aea1e049f911edc3ba71",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_analog_project_wrapper.v",
      "new_id": "87985979c547e95bbe3d28e55f7db26b757ce612",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_analog_project_wrapper.v"
    }
  ]
}