)]}'
{
  "commit": "eda23e27d93d4673ed9de736f1b765b2dbb1f4f5",
  "tree": "f7316163252d193ce7d1cfd1637c0a0740fd40b3",
  "parents": [
    "ad392229e8089c169bf7e4ae62d49889f93f28a5"
  ],
  "author": {
    "name": "roman3017",
    "email": "rbacik@hotmail.com",
    "time": "Sun Dec 11 17:26:39 2022 -0800"
  },
  "committer": {
    "name": "roman3017",
    "email": "rbacik@hotmail.com",
    "time": "Sun Dec 11 17:26:39 2022 -0800"
  },
  "message": "update submodules\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "70540c8241a0efb32b1ed595347b58f3950194c7",
      "old_mode": 33188,
      "old_path": ".gitmodules",
      "new_id": "0685ae2bfb4c4c79688f17a849d80a30e88c831c",
      "new_mode": 33188,
      "new_path": ".gitmodules"
    },
    {
      "type": "delete",
      "old_id": "00608c23488a3e79325df997cc50148b94961861",
      "old_mode": 57344,
      "old_path": "verilog/rtl/tinyfpga_bx_usbserial",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c20f51bb6256a9ee6b356e73a1bfcf03d6aafcde",
      "new_mode": 57344,
      "new_path": "verilog/rtl/usb_cdc"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b973f08697b03a17ce56b90783622c7b7a28fa2a",
      "new_mode": 57344,
      "new_path": "verilog/rtl/verilog-uart"
    }
  ]
}