)]}'
{
  "commit": "daa1c225f6bcab5d0151c135b43a22968a6ca884",
  "tree": "f131543e75dd3119c407b54438681b78b57a9fed",
  "parents": [
    "889dfb08c510e7b3454c4a196a6f7467142ebd0f"
  ],
  "author": {
    "name": "roman3017",
    "email": "rbacik@hotmail.com",
    "time": "Thu Dec 22 20:56:26 2022 -0800"
  },
  "committer": {
    "name": "roman3017",
    "email": "rbacik@hotmail.com",
    "time": "Thu Dec 22 20:56:26 2022 -0800"
  },
  "message": "fix fpga test\n\nall tests pass and fpga works\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "32fd384f49e83478d38c8c58597f043506c8f2f3",
      "old_mode": 33188,
      "old_path": "verilog/rtl/fpga/README.md",
      "new_id": "58964bb256f7a9152dc23156baca2aa607dbc217",
      "new_mode": 33188,
      "new_path": "verilog/rtl/fpga/README.md"
    },
    {
      "type": "modify",
      "old_id": "5c83f735523cc4c2e464f776e936c661ab0cb131",
      "old_mode": 33188,
      "old_path": "verilog/rtl/fpga/fpga_pins.pcf",
      "new_id": "e3054f53c7a823b0960e5b723bc96132caca0369",
      "new_mode": 33188,
      "new_path": "verilog/rtl/fpga/fpga_pins.pcf"
    },
    {
      "type": "modify",
      "old_id": "e9d61c0e77610584629d9593f07e4b50566bcaa9",
      "old_mode": 33188,
      "old_path": "verilog/rtl/fpga/fpga_top.v",
      "new_id": "fa4093cedd2da9a9de6bf1746b0d65c440f1933b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/fpga/fpga_top.v"
    },
    {
      "type": "rename",
      "old_id": "1b54548979f215380af12e4a5293b9493c99426d",
      "old_mode": 33188,
      "old_path": "verilog/rtl/test_uart.v",
      "new_id": "1b54548979f215380af12e4a5293b9493c99426d",
      "new_mode": 33188,
      "new_path": "verilog/rtl/fpga/test_uart.v",
      "score": 100
    }
  ]
}