)]}'
{
  "commit": "79356d97734a54a42fb54ab55753e1bd193b6249",
  "tree": "a11dac0e77bed1d48c9baab6b8b23fb8c9b70539",
  "parents": [
    "eda23e27d93d4673ed9de736f1b765b2dbb1f4f5"
  ],
  "author": {
    "name": "roman3017",
    "email": "rbacik@hotmail.com",
    "time": "Mon Dec 12 20:49:52 2022 -0800"
  },
  "committer": {
    "name": "roman3017",
    "email": "rbacik@hotmail.com",
    "time": "Mon Dec 12 20:49:52 2022 -0800"
  },
  "message": "add fpga test\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "555204ec50677ccf0458f177049e9783b2bb56b9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/fpga/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a3bb582a3df9bad8678ecad118c7f0e1c9cff01f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/fpga/README.md"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3674bae63c70ab7349f7c23943f34cf573b814f2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/fpga/fpga_pins.pcf"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "67da9e09219ff5aa8e1ae46d18e0d73e076e283b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/fpga/fpga_top.v"
    }
  ]
}