)]}'
{
  "commit": "dd77a70ca727cd43353d24b76e1232c2ca3ea8d1",
  "tree": "dbcc61585510b8af2ad4a839a7be9b2119c35b9f",
  "parents": [
    "c497707a805f016ca6e74a6ffbcbecf01a5cc0c1"
  ],
  "author": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Sun Sep 04 12:35:07 2022 +0530"
  },
  "committer": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Sun Sep 04 12:35:07 2022 +0530"
  },
  "message": "uart master default strap fix\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "a2c16ab3c38ab05d8130b0cdcca2b4d7365ed58c",
      "old_mode": 33188,
      "old_path": "verilog/dv/agents/user_tasks.sv",
      "new_id": "2cbdfc663bc84277803006211153efe773d6ff03",
      "new_mode": 33188,
      "new_path": "verilog/dv/agents/user_tasks.sv"
    },
    {
      "type": "modify",
      "old_id": "bd1353c455079c768b2c14a15501ed820214bf66",
      "old_mode": 33188,
      "old_path": "verilog/dv/arduino_digital_port_control/Makefile",
      "new_id": "7d035ecccd6aea9e9c9002182201622f5d5664dd",
      "new_mode": 33188,
      "new_path": "verilog/dv/arduino_digital_port_control/Makefile"
    },
    {
      "type": "modify",
      "old_id": "d4dd6f5ccdb6b93df190f966c1aeb5c276a6ee7b",
      "old_mode": 33188,
      "old_path": "verilog/dv/arduino_digital_port_control/arduino_digital_port_control.ino.cpp",
      "new_id": "ba6c2956101d19d0609a5b93e132de310fe2b433",
      "new_mode": 33188,
      "new_path": "verilog/dv/arduino_digital_port_control/arduino_digital_port_control.ino.cpp"
    },
    {
      "type": "modify",
      "old_id": "07d7b463ab543c1fd47e263919c6af25aaf39246",
      "old_mode": 33188,
      "old_path": "verilog/dv/arduino_digital_port_control/arduino_digital_port_control_tb.v",
      "new_id": "e91855deb646f8ed2c022d7b3c24325949b66828",
      "new_mode": 33188,
      "new_path": "verilog/dv/arduino_digital_port_control/arduino_digital_port_control_tb.v"
    },
    {
      "type": "modify",
      "old_id": "5b5dd057677b00948b02288291ad2141f0543108",
      "old_mode": 57344,
      "old_path": "verilog/dv/common/riscduino_board",
      "new_id": "ec9ef12933c2435d28bb91d4f653bfc99377f151",
      "new_mode": 57344,
      "new_path": "verilog/dv/common/riscduino_board"
    },
    {
      "type": "modify",
      "old_id": "f6c36e5011fb5bb8d2b7ca530f9713d5d496f0e3",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_basic/user_basic_tb.v",
      "new_id": "3317eab9fdffa23dbed0a28cc867f2e155c95b36",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_basic/user_basic_tb.v"
    },
    {
      "type": "modify",
      "old_id": "e75590d902a46f7f0b778837f433fbc7a0c1a03b",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_uart/user_uart.c",
      "new_id": "b19a157cbf7bf85806cbe8b252e7188a028f646d",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_uart/user_uart.c"
    },
    {
      "type": "modify",
      "old_id": "5d9006b532fccec2bd23018b5c73db08db222493",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_uart_master/user_uart_master_tb.v",
      "new_id": "2d909f44a9abca0ee0e7732ca5a962955ae104e1",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_uart_master/user_uart_master_tb.v"
    },
    {
      "type": "modify",
      "old_id": "652305db20fd5402e00576df7db8b65e6fae2763",
      "old_mode": 33261,
      "old_path": "verilog/rtl/pinmux/src/pinmux.sv",
      "new_id": "f8143ed0da7dd7fdea346ce67fbaeb3ce4643421",
      "new_mode": 33261,
      "new_path": "verilog/rtl/pinmux/src/pinmux.sv"
    },
    {
      "type": "modify",
      "old_id": "766a87d587012874ac2ab01c1014015ceaa83827",
      "old_mode": 33188,
      "old_path": "verilog/rtl/wb_host/src/wb_host.sv",
      "new_id": "df3c656271e294ca32ce4b85945dbe0834690b71",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wb_host/src/wb_host.sv"
    }
  ]
}