)]}'
{
  "commit": "5bf17c9f9fefffb8fc9f4ccb08cb3ad802cd6f34",
  "tree": "61be79370174142a497fa87cc6252c9d9fd95a32",
  "parents": [
    "237be701d373d056d8145e74311faeeaec0c2050"
  ],
  "author": {
    "name": "Sean Cross",
    "email": "sean@xobs.io",
    "time": "Tue Dec 13 16:22:53 2022 +0800"
  },
  "committer": {
    "name": "Sean Cross",
    "email": "sean@xobs.io",
    "time": "Tue Dec 13 16:22:53 2022 +0800"
  },
  "message": "add wb_pio to project\n\nThis adds a simple wb_pio module to the project. It does not currently\npass placement.\n\nSigned-off-by: Sean Cross \u003csean@xobs.io\u003e\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "fa8fddaf7da1387124293f87cbbeaa3cdc2656af",
      "new_mode": 33188,
      "new_path": ".gitmodules"
    },
    {
      "type": "modify",
      "old_id": "34b9a05e3f930037c9b45641475bf59323fc6a88",
      "old_mode": 33188,
      "old_path": "README.md",
      "new_id": "71d64d6e2ee3fc3f2e0d1c1001fb9489c52b12c3",
      "new_mode": 33188,
      "new_path": "README.md"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2864ba847f651f670e91ea2b808e1a8514f4d546",
      "new_mode": 33188,
      "new_path": "openlane/wb_pio/config.json"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2fda806ab62cbe43d3a6b2844e4bab975333e67b",
      "new_mode": 33188,
      "new_path": "openlane/wb_pio/pin_order.cfg"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9ca929a930e46411fed482069a27c75905285b68",
      "new_mode": 57344,
      "new_path": "verilog/rtl/fpga_pio"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ce5deb7ea0e7afa11d203f519a2ac53d1853cb77",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wb_pio_top.v"
    }
  ]
}