)]}' { "commit": "9dc77f9d534690c05bebe890612e55248cce3bda", "tree": "3f4254cb212799bdc58e0c0e6a58c44077724ae6", "parents": [ "89256ee353034364c8f48e489bd5295ad37822f5" ], "author": { "name": "mole99", "email": "leomoser99@gmail.com", "time": "Wed Nov 23 16:37:08 2022 +0100" }, "committer": { "name": "mole99", "email": "leomoser99@gmail.com", "time": "Wed Nov 23 16:46:44 2022 +0100" }, "message": "Add copy of waveform-generator\n", "tree_diff": [ { "type": "modify", "old_id": "a6a3ac016a427124a5e72dcd08732baab10ed69a", "old_mode": 33188, "old_path": ".gitmodules", "new_id": "e69de29bb2d1d6434b8b29ae775ad8c2e48c5391", "new_mode": 33188, "new_path": ".gitmodules" }, { "type": "delete", "old_id": "3afa6c9c8eb7268c48bfb7fba8a825d9a69643f2", "old_mode": 57344, "old_path": "verilog/rtl/waveform-generator", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "261eeb9e9f8b2b4b0d119366dda99c6fd7d35c64", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/LICENSE" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "7c09f698f5919da6ba9b584616071ed3b78b427e", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_core/README.md" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "237ec1d085b802fdbbc74e9ba21fde6d8f58e826", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_core/data/wfg_core_reg.csv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d84ee99361efa2c68921bc1c35b9ce70809a0fd2", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_core/data/wfg_core_reg.json" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0e6fda0467110c7c10c77888dacc95496101d924", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_core/formula.png" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "099ea3c17e9fc3d391c22a7baca7b00f20ffaeb9", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_core/rtl/wfg_core.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0a198e4d1739fd7824cb32679685f26b43cdd013", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_core/rtl/wfg_core_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "268ff2624c14ea5a650a6624cdad5ee6a38e73f2", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_core/rtl/wfg_core_wishbone_reg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b57787664c9d36fe847a73529e102b79d4b692b2", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_core/sim/Makefile" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0fd7952c0868defe52a801d7a0b5510961141b9e", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_core/testbench/test_wfg_core.py" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "24f13083cb352f32af24a49d7ecfa2107338b060", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_core/testbench/wfg_core_tb.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f000339f29c655df96c95377a655dcdb5bc3493c", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_drive_pat/README.md" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "82b4c892fcb2a03a9a5319cf50685225a11fda3d", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_drive_pat/data/wfg_drive_pat_reg.csv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3e3d6a3d2d038be036bb6e6edee8f29fcf3d10a7", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_drive_pat/data/wfg_drive_pat_reg.json" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "20e9f99160ae8e41fc7473bf031b2dac36fec34e", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_drive_pat/rtl/wfg_drive_pat.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1c4cdb6a162c59f11e4009a406f434050b6aa284", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_drive_pat/rtl/wfg_drive_pat_channel.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "800066671b12c9eeed4fc13c06508c6ab3d7aec4", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_drive_pat/rtl/wfg_drive_pat_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e677fd8f88f1e6ba55c34624ce909bfaa467b9d8", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_drive_pat/rtl/wfg_drive_pat_wishbone_reg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "38a0dcf548c9815daee74a4470247ffe15599704", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_drive_pat/sim/Makefile" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3d4768b434c6486cac651008867c6dd5e661c363", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_drive_pat/testbench/test_wfg_drive_pat.py" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "fc49fb940e56e2a7fb33e09ea74b91ab9b1ebb1e", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_drive_pat/testbench/wfg_drive_pat_tb.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c4e591d212287551d08d2780a5a5f68b1a4219cc", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_drive_spi/README.md" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b235f780a4d2ba4b34daafa020363b9d2673dc06", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_drive_spi/data/wfg_drive_spi_reg.csv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "dcade9e087454c7b961eb44b6978435126fc2d7a", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_drive_spi/data/wfg_drive_spi_reg.json" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f4a5645b5543e534e2cf9df009ae1c26823f4616", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_drive_spi/rtl/wfg_drive_spi.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9adc83707cc6f149978de1e86e2cc40039e4f807", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_drive_spi/rtl/wfg_drive_spi_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f30d26f0de327f0fee4b72705b1d36fc8804ada9", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_drive_spi/rtl/wfg_drive_spi_wishbone_reg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "6402328e05ec3e47c1a62f13eca038cb2ee42b4a", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_drive_spi/sim/Makefile" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5e2ff94f218e548eaab30b73eb0a2e6c15f54deb", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_drive_spi/testbench/test_wfg_drive_spi.py" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b943b179387a8809ccd7325afca65876cd88e577", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_drive_spi/testbench/wfg_drive_spi_tb.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ac0ed4006fb8211a7cd9cf62f4da1fe137500e3a", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_interconnect/data/wfg_interconnect_reg.csv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "33317f58ee6780193a6190895be2750be98d8e42", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_interconnect/data/wfg_interconnect_reg.json" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0931e223905ab2c864b5a9ea8030c4077bfa7c13", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_interconnect/rtl/wfg_interconnect.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "fafc1bbdad0d07fe3439a22fd8f41492633604b9", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_interconnect/rtl/wfg_interconnect_pkg.svh" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "855dbd8c5e515e300592e23965d8f0e97be80744", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_interconnect/rtl/wfg_interconnect_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "57fd417e6a3875c10433e8a56e6ab3b488642e8e", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_interconnect/rtl/wfg_interconnect_wishbone_reg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3a7c3ecc542e7cd1746cbc670f75e2f86c254f83", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_interconnect/sim/Makefile" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8ac78cd4c65c30227b1b09e9ed9d17a33a239b69", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_interconnect/testbench/test_wfg_interconnect.py" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "51125467e9005690ab43919cdfb1b21006db908f", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_interconnect/testbench/wfg_interconnect_tb.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f851df994fe6191d5dd9362c081427eb54ab9cab", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_stim_mem/data/wfg_stim_mem_reg.csv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c188c24ef65a6bdfd6636b08d6a35124f8180ff9", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_stim_mem/data/wfg_stim_mem_reg.json" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "617970dfbe495daee64109f676e411d06aefdd37", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_stim_mem/rtl/dsp_scale_sn_us.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "6ddc57597b649658df1ae903e673e6ee2e001e2a", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_stim_mem/rtl/wfg_stim_mem.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f4ee5f26d70691b82ab28833923b8dfec2a3aee8", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_stim_mem/rtl/wfg_stim_mem_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e8fc64e370b99d1bf6a87f0625beda0f2f3e009f", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_stim_mem/rtl/wfg_stim_mem_wishbone_reg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e946d20851440b24092a9d389acb671dc3cc9590", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_stim_mem/sim/Makefile" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a9a5d8c63087235f9cc3b908b070ba0989e78c98", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_stim_mem/testbench/test_wfg_stim_mem.py" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "31deb4abda37a075c6e0d8116e5a7517ca063f74", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_stim_mem/testbench/wfg_stim_mem_tb.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5ad0e0085b287b6a0fb6e3c46e02d8a18ece27de", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_stim_sine/README.md" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "eb11531a1e518ce895cc29acc4b3c74e6025007e", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_stim_sine/data/wfg_stim_sine_reg.csv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "586a2aca5fdc4fb4a96b9d01fcae75b11b81cdef", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_stim_sine/data/wfg_stim_sine_reg.json" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9458111295915cac1fac5f0947fb1131d701d217", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_stim_sine/rtl/wfg_stim_sine.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e07299879d2becff3f4df16ac7b21b0d6295adf8", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_stim_sine/rtl/wfg_stim_sine_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "6666a33b9b0e986f4beaea7d4a5e9e563c215337", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_stim_sine/rtl/wfg_stim_sine_wishbone_reg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8ad0eba1995b7c32bf6d3abc6fd6b0236511b181", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_stim_sine/sim/Makefile" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "91615bcf2309063529610322468a5c998f0670c0", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_stim_sine/testbench/test_wfg_stim_sine.py" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "89c5ef319ab38aca58c9ea045152a0fe6227ec9a", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_stim_sine/testbench/wfg_stim_sine_tb.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b3c1af1848962879ea5d41356e5dc44631ac2836", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_subcore/README.md" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "237ec1d085b802fdbbc74e9ba21fde6d8f58e826", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_subcore/data/wfg_subcore_reg.csv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d84ee99361efa2c68921bc1c35b9ce70809a0fd2", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_subcore/data/wfg_subcore_reg.json" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0e6fda0467110c7c10c77888dacc95496101d924", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_subcore/formula.png" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "845a8fae760c94cd988dcaf12eb9817a9152d1fc", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_subcore/rtl/wfg_subcore.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e591667a49962956383884a849956d72d50f7f62", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_subcore/rtl/wfg_subcore_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d20697a7284ad32e1b491052c901430826a7fbc1", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_subcore/rtl/wfg_subcore_wishbone_reg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "2ef8e9523520d03a2e04543965aaa1f1bbcff3de", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_subcore/sim/Makefile" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0fd7952c0868defe52a801d7a0b5510961141b9e", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_subcore/testbench/test_wfg_core.py" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "20e8b334f3630b1c5142dedd48a36459cca4ea22", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_subcore/testbench/test_wfg_subcore.py" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "071f902414871ed115d5e679fe1451aae7ae97d7", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_subcore/testbench/wfg_subcore_tb.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "13e7b373274827224e128d4756613065453c49e5", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_top/rtl/wfg_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1ac810d45bedb706f216bb187b7b819110a649ce", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_top/sim/Makefile" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "920bd903ba799e7d994f28da876eba705f7d9ffe", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_top/sim/output_inc\u003d1280_gain\u003d16384_off\u003d0.png" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8da78d6d48018426097f4c165d0c64c2c94e7ae2", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_top/sim/output_inc\u003d1280_gain\u003d16384_off\u003d0.svg" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f02a9804ceee8b2c75d7f7002589658e9136bcc9", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_top/sim/output_inc\u003d4096_gain\u003d16384_off\u003d0.png" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8ccbf59113de14419dfb3dcb244e17945fc0e29f", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_top/sim/output_inc\u003d4096_gain\u003d16384_off\u003d0.svg" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ef444ee63232cfd9386b9615ff060e2ec667ff2f", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_top/testbench/test_wfg_top.py" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e9c4e93801b001cf5c9c28223dcda9f13c7b87b6", "new_mode": 33188, "new_path": "verilog/rtl/waveform-generator/design/wfg_top/testbench/wfg_top_tb.sv" } ] }