)]}'
{
  "commit": "6644e40c26d5441eef64aef10485f8ae0f87aad2",
  "tree": "02686f907813eb2c1eec41f5b692fe93f3abd0d8",
  "parents": [
    "c18335585ba0469e37585ea0fad60798e76a3655"
  ],
  "author": {
    "name": "AlexanderJGoldstein",
    "email": "Alex_Goldstein@outlook.com",
    "time": "Thu Aug 11 11:17:16 2022 -0400"
  },
  "committer": {
    "name": "AlexanderJGoldstein",
    "email": "Alex_Goldstein@outlook.com",
    "time": "Thu Aug 11 11:17:16 2022 -0400"
  },
  "message": "addition of user_project_includes.v\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "66aebe0e615fc2308188ed74c633aac101f8c658",
      "old_mode": 33261,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "1dacee76a9d4e496aa3307f35161c761df4fc806",
      "new_mode": 33261,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "12252bff2941a518e55114774d60ee9ed385b847",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_includes.v"
    }
  ]
}