venv/lib/python3.9/site-packages/pyverilog/ast_code_generator/template/portlist.txt

{% for port in ports %}{{ port }}{% if loop.index < len_ports %},
{% endif %}{% endfor %}