venv/lib/python3.9/site-packages/pyverilog/ast_code_generator/template/blockingsubstitution.txt

{% if ldelay != '' %}{{ ldelay }} {% endif %}{{ left }} = {% if rdelay != '' %}{{ rdelay }} {% endif %}{{ right }};