)]}' { "commit": "af2b669a4e1cc3892bdc8f38686e78a443237a8a", "tree": "819381cc7e743b04d8efb7d0e031445ad2806587", "parents": [ "df65f7392008d16005f089db11d4b79299a51cfc" ], "author": { "name": "Deepak42074", "email": "deepakvermamathura@gmail.com", "time": "Sun Dec 04 00:50:02 2022 +0530" }, "committer": { "name": "Deepak42074", "email": "deepakvermamathura@gmail.com", "time": "Sun Dec 04 00:50:02 2022 +0530" }, "message": "first_V2\n", "tree_diff": [ { "type": "modify", "old_id": "34b9a05e3f930037c9b45641475bf59323fc6a88", "old_mode": 33188, "old_path": "README.md", "new_id": "b3572a8d253a54fcb01c07f075d6d0a78d60d6df", "new_mode": 33188, "new_path": "README.md" }, { "type": "modify", "old_id": "3b7fe4c7cb1e0f5c4bf1f003b8abf01ce11b8de6", "old_mode": 33188, "old_path": "def/user_proj_example.def", "new_id": "3b7fe4c7cb1e0f5c4bf1f003b8abf01ce11b8de6", "new_mode": 33261, "new_path": "def/user_proj_example.def" }, { "type": "modify", "old_id": "c9e52341132f25e3a2766b91ed06fad6859d7fce", "old_mode": 33188, "old_path": "def/user_project_wrapper.def", "new_id": "602376c5ecc084c1445391b22ee2c58012ac070c", "new_mode": 33188, "new_path": "def/user_project_wrapper.def" }, { "type": "modify", "old_id": "c7152183fb076849202cad409c0a9cfadbd3ee09", "old_mode": 33188, "old_path": "docs/Makefile", "new_id": "c7152183fb076849202cad409c0a9cfadbd3ee09", "new_mode": 33261, "new_path": "docs/Makefile" }, { "type": "modify", "old_id": "2bddf9499fe4d00fafb9f19ae70952d98ece2dc2", "old_mode": 33188, "old_path": "docs/environment.yml", "new_id": "2bddf9499fe4d00fafb9f19ae70952d98ece2dc2", "new_mode": 33261, "new_path": "docs/environment.yml" }, { "type": "modify", "old_id": "f5c53832b1a842d27185234fafdfbd821df26ae4", "old_mode": 33188, "old_path": "docs/requirements.txt", "new_id": "f5c53832b1a842d27185234fafdfbd821df26ae4", "new_mode": 33261, "new_path": "docs/requirements.txt" }, { "type": "modify", "old_id": "cbe7e06de5dba9c9509dabdbec5ee2920e0edc44", "old_mode": 33188, "old_path": "docs/source/_static/counter_32.png", "new_id": "cbe7e06de5dba9c9509dabdbec5ee2920e0edc44", "new_mode": 33261, "new_path": "docs/source/_static/counter_32.png" }, { "type": "modify", "old_id": "4b7ae67ad548d745e66ac903dc335cdedb6f9e75", "old_mode": 33188, "old_path": "docs/source/_static/empty.png", "new_id": "4b7ae67ad548d745e66ac903dc335cdedb6f9e75", "new_mode": 33261, "new_path": "docs/source/_static/empty.png" }, { "type": "modify", "old_id": "71ffad0533f77333a757bf70996c4fa979465da2", "old_mode": 33188, "old_path": "docs/source/_static/layout.png", "new_id": "71ffad0533f77333a757bf70996c4fa979465da2", "new_mode": 33261, "new_path": "docs/source/_static/layout.png" }, { "type": "modify", "old_id": "a88350b09565a82df79c0067d4f665e4e2bab058", "old_mode": 33188, "old_path": "docs/source/_static/option1.png", "new_id": "a88350b09565a82df79c0067d4f665e4e2bab058", "new_mode": 33261, "new_path": "docs/source/_static/option1.png" }, { "type": "modify", "old_id": "5c604d6d3d5420c99fa182896e5a12a6c59d07fc", "old_mode": 33188, "old_path": "docs/source/_static/option2.png", "new_id": "5c604d6d3d5420c99fa182896e5a12a6c59d07fc", "new_mode": 33261, "new_path": "docs/source/_static/option2.png" }, { "type": "modify", "old_id": "7e346b36fee75c19588fe8616f9b730b0ea50eee", "old_mode": 33188, "old_path": "docs/source/_static/option3.png", "new_id": "7e346b36fee75c19588fe8616f9b730b0ea50eee", "new_mode": 33261, "new_path": "docs/source/_static/option3.png" }, { "type": "modify", "old_id": "2efc7a9942313950aff6b7f497543f0786195c1f", "old_mode": 33188, "old_path": "docs/source/_static/pitch.png", "new_id": "2efc7a9942313950aff6b7f497543f0786195c1f", "new_mode": 33261, "new_path": "docs/source/_static/pitch.png" }, { "type": "modify", "old_id": "f9d177bfdd12ac5e4ea08658146e865eee74ed9e", "old_mode": 33188, "old_path": "docs/source/_static/wrapper.png", "new_id": "f9d177bfdd12ac5e4ea08658146e865eee74ed9e", "new_mode": 33261, "new_path": "docs/source/_static/wrapper.png" }, { "type": "modify", "old_id": "f960f13013c525fbfa9865e5ac71cd28a49be983", "old_mode": 33188, "old_path": "docs/source/conf.py", "new_id": "f960f13013c525fbfa9865e5ac71cd28a49be983", "new_mode": 33261, "new_path": "docs/source/conf.py" }, { "type": "modify", "old_id": "94931f4d1998114117857a653c4f6f1905039872", "old_mode": 33188, "old_path": "docs/source/index.rst", "new_id": "de1083e96428d48b213dd32807de8f8a1a206c9c", "new_mode": 33261, "new_path": "docs/source/index.rst" }, { "type": "modify", "old_id": "d0770bd05700f2abca5e16fb59bee12fac34ddb7", "old_mode": 33188, "old_path": "docs/source/quickstart.rst", "new_id": "d0770bd05700f2abca5e16fb59bee12fac34ddb7", "new_mode": 33261, "new_path": "docs/source/quickstart.rst" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "be4a3b89701a39197a68dfbf085346e9831383d9", "new_mode": 33188, "new_path": "gds/Integrated_bitcell_with_dummy_cells.gds" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4dfaceb23c25f9e1fb2ac26b96c1d92d49991c50", "new_mode": 33188, "new_path": "gds/SRAM_Wrapper_top.gds" }, { "type": "modify", "old_id": "8b542fd11f01a051460e57343b7d4aff0fd4f1ad", "old_mode": 33188, "old_path": "gds/user_proj_example.gds", "new_id": "8b542fd11f01a051460e57343b7d4aff0fd4f1ad", "new_mode": 33261, "new_path": "gds/user_proj_example.gds" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "54b8e7406f53bd77d143b197b37977ddf9512183", "new_mode": 33188, "new_path": "lef/Integrated_bitcell_with_dummy_cells.lef" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "faec64c2ec213f274b8e02ce861254f7dc3fa9e4", "new_mode": 33188, "new_path": "lef/SRAM_Wrapper_top.lef" }, { "type": "modify", "old_id": "fe02c757924b6cdccb04ae5819e0bb2b9d7679f5", "old_mode": 33188, "old_path": "lef/user_proj_example.lef", "new_id": "fe02c757924b6cdccb04ae5819e0bb2b9d7679f5", "new_mode": 33261, "new_path": "lef/user_proj_example.lef" }, { "type": "modify", "old_id": "dc9fb35edf4431a64924c788c55f8d784fedb4a0", "old_mode": 33188, "old_path": "lef/user_project_wrapper.lef", "new_id": "3b72c8c0873416efcb9c1e9e2dfbb6150ac545cc", "new_mode": 33188, "new_path": "lef/user_project_wrapper.lef" }, { "type": "modify", "old_id": "69ccd182b1fe4c8699bc0eaf29a46103fa2cd38f", "old_mode": 33188, "old_path": "mag/user_proj_example.mag", "new_id": "69ccd182b1fe4c8699bc0eaf29a46103fa2cd38f", "new_mode": 33261, "new_path": "mag/user_proj_example.mag" }, { "type": "modify", "old_id": "45c638d0db56da9132a0624e5dad24de6eab39e6", "old_mode": 33188, "old_path": "mag/user_project_wrapper.mag", "new_id": "75cca1904f983c755d4b25c5cd362098bf0bf65d", "new_mode": 33188, "new_path": "mag/user_project_wrapper.mag" }, { "type": "modify", "old_id": "55535afff2f694803a3f0bffd6a3416512fa13e0", "old_mode": 33188, "old_path": "maglef/user_proj_example.mag", "new_id": "55535afff2f694803a3f0bffd6a3416512fa13e0", "new_mode": 33261, "new_path": "maglef/user_proj_example.mag" }, { "type": "modify", "old_id": "c4f8a63c7a9bb4bef589ebe8dd4e2c4b86d9e0cb", "old_mode": 33188, "old_path": "maglef/user_project_wrapper.mag", "new_id": "b8254c4a881ad297aae6a901c9bf30970f6a9913", "new_mode": 33188, "new_path": "maglef/user_project_wrapper.mag" }, { "type": "modify", "old_id": "6aa8d2d6b16f380e55d58225928843e0a4166c22", "old_mode": 33188, "old_path": "signoff/user_proj_example/OPENLANE_VERSION", "new_id": "6aa8d2d6b16f380e55d58225928843e0a4166c22", "new_mode": 33261, "new_path": "signoff/user_proj_example/OPENLANE_VERSION" }, { "type": "modify", "old_id": "b08beb4dbc565eeac06b82da44fe3293c226b4c3", "old_mode": 33188, "old_path": "signoff/user_proj_example/PDK_SOURCES", "new_id": "b08beb4dbc565eeac06b82da44fe3293c226b4c3", "new_mode": 33261, "new_path": "signoff/user_proj_example/PDK_SOURCES" }, { "type": "modify", "old_id": "6aa8d2d6b16f380e55d58225928843e0a4166c22", "old_mode": 33188, "old_path": "signoff/user_project_wrapper/OPENLANE_VERSION", "new_id": "fabca1af6e3b12ce34cfcb0189be3805a5e6b28c", "new_mode": 33261, "new_path": "signoff/user_project_wrapper/OPENLANE_VERSION" }, { "type": "modify", "old_id": "b08beb4dbc565eeac06b82da44fe3293c226b4c3", "old_mode": 33188, "old_path": "signoff/user_project_wrapper/PDK_SOURCES", "new_id": "59f6ae6a05277596c96a984e5154d59816a10eff", "new_mode": 33261, "new_path": "signoff/user_project_wrapper/PDK_SOURCES" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f50c0173d7a1d8498a4ca66bd31b936202d4c324", "new_mode": 33261, "new_path": "signoff/user_project_wrapper/metrics.csv" }, { "type": "modify", "old_id": "3a0795cdf09451375fc643e294a434a2d5bb097c", "old_mode": 33188, "old_path": "spi/lvs/user_proj_example.spice", "new_id": "3a0795cdf09451375fc643e294a434a2d5bb097c", "new_mode": 33261, "new_path": "spi/lvs/user_proj_example.spice" }, { "type": "modify", "old_id": "35ae3274108cd6a30159f88c10360b3f5f6e08e0", "old_mode": 33188, "old_path": "spi/lvs/user_project_wrapper.spice", "new_id": "699f90624ef23218cfb048c8db45eac0e26c70b3", "new_mode": 33188, "new_path": "spi/lvs/user_project_wrapper.spice" }, { "type": "modify", "old_id": "43a41497160dbf0145ff5c638f085070f00715c9", "old_mode": 33188, "old_path": "verilog/dv/Makefile", "new_id": "43a41497160dbf0145ff5c638f085070f00715c9", "new_mode": 33261, "new_path": "verilog/dv/Makefile" }, { "type": "modify", "old_id": "402000e41e4a5ea6a8c01e319a25e9fd8f15ea8a", "old_mode": 33188, "old_path": "verilog/dv/README.md", "new_id": "402000e41e4a5ea6a8c01e319a25e9fd8f15ea8a", "new_mode": 33261, "new_path": "verilog/dv/README.md" }, { "type": "modify", "old_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478", "old_mode": 33188, "old_path": "verilog/dv/io_ports/Makefile", "new_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478", "new_mode": 33261, "new_path": "verilog/dv/io_ports/Makefile" }, { "type": "modify", "old_id": "d204e4a11fd14a493ca6958b5d5c1f2459908a04", "old_mode": 33188, "old_path": "verilog/dv/io_ports/io_ports.c", "new_id": "d204e4a11fd14a493ca6958b5d5c1f2459908a04", "new_mode": 33261, "new_path": "verilog/dv/io_ports/io_ports.c" }, { "type": "modify", "old_id": "0ccc5116bc2deea9ac058f261f1fb9745791ec6f", "old_mode": 33188, "old_path": "verilog/dv/io_ports/io_ports_tb.v", "new_id": "0ccc5116bc2deea9ac058f261f1fb9745791ec6f", "new_mode": 33261, "new_path": "verilog/dv/io_ports/io_ports_tb.v" }, { "type": "modify", "old_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478", "old_mode": 33188, "old_path": "verilog/dv/la_test1/Makefile", "new_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478", "new_mode": 33261, "new_path": "verilog/dv/la_test1/Makefile" }, { "type": "modify", "old_id": "cad69d115c70aa38b88d68e33c370a001b4bcce7", "old_mode": 33188, "old_path": "verilog/dv/la_test1/la_test1.c", "new_id": "cad69d115c70aa38b88d68e33c370a001b4bcce7", "new_mode": 33261, "new_path": "verilog/dv/la_test1/la_test1.c" }, { "type": "modify", "old_id": "6aeceb1290fe954bb77e2c02ce6da351038e8a50", "old_mode": 33188, "old_path": "verilog/dv/la_test1/la_test1_tb.v", "new_id": "6aeceb1290fe954bb77e2c02ce6da351038e8a50", "new_mode": 33261, "new_path": "verilog/dv/la_test1/la_test1_tb.v" }, { "type": "modify", "old_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478", "old_mode": 33188, "old_path": "verilog/dv/la_test2/Makefile", "new_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478", "new_mode": 33261, "new_path": "verilog/dv/la_test2/Makefile" }, { "type": "modify", "old_id": "25fad481e188bd9c186b9706f140fff0f4ad9764", "old_mode": 33188, "old_path": "verilog/dv/la_test2/la_test2.c", "new_id": "25fad481e188bd9c186b9706f140fff0f4ad9764", "new_mode": 33261, "new_path": "verilog/dv/la_test2/la_test2.c" }, { "type": "modify", "old_id": "fff3b72aa07220fb05ac32faf66e6f44bcf30921", "old_mode": 33188, "old_path": "verilog/dv/la_test2/la_test2_tb.v", "new_id": "fff3b72aa07220fb05ac32faf66e6f44bcf30921", "new_mode": 33261, "new_path": "verilog/dv/la_test2/la_test2_tb.v" }, { "type": "modify", "old_id": "7cd54c1368bf1ccef0a045fd2b00de06d3a961fd", "old_mode": 33188, "old_path": "verilog/dv/local-install.md", "new_id": "7cd54c1368bf1ccef0a045fd2b00de06d3a961fd", "new_mode": 33261, "new_path": "verilog/dv/local-install.md" }, { "type": "modify", "old_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478", "old_mode": 33188, "old_path": "verilog/dv/mprj_stimulus/Makefile", "new_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478", "new_mode": 33261, "new_path": "verilog/dv/mprj_stimulus/Makefile" }, { "type": "modify", "old_id": "55aed98b566dab3f5dcc9489b6c49699885f9156", "old_mode": 33188, "old_path": "verilog/dv/mprj_stimulus/mprj_stimulus.c", "new_id": "55aed98b566dab3f5dcc9489b6c49699885f9156", "new_mode": 33261, "new_path": "verilog/dv/mprj_stimulus/mprj_stimulus.c" }, { "type": "modify", "old_id": "e44d5a2987bb7799dd4818263e8c5d60e6b4ee95", "old_mode": 33188, "old_path": "verilog/dv/mprj_stimulus/mprj_stimulus_tb.v", "new_id": "e44d5a2987bb7799dd4818263e8c5d60e6b4ee95", "new_mode": 33261, "new_path": "verilog/dv/mprj_stimulus/mprj_stimulus_tb.v" }, { "type": "modify", "old_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478", "old_mode": 33188, "old_path": "verilog/dv/wb_port/Makefile", "new_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478", "new_mode": 33261, "new_path": "verilog/dv/wb_port/Makefile" }, { "type": "modify", "old_id": "c9c6996d5a8e55615770ee997b6a353f9abb5b25", "old_mode": 33188, "old_path": "verilog/dv/wb_port/wb_port.c", "new_id": "c9c6996d5a8e55615770ee997b6a353f9abb5b25", "new_mode": 33261, "new_path": "verilog/dv/wb_port/wb_port.c" }, { "type": "modify", "old_id": "26ff46933363798f27fae56e3961d172627b9325", "old_mode": 33188, "old_path": "verilog/dv/wb_port/wb_port_tb.v", "new_id": "26ff46933363798f27fae56e3961d172627b9325", "new_mode": 33261, "new_path": "verilog/dv/wb_port/wb_port_tb.v" }, { "type": "modify", "old_id": "7108f156de007423c9505f2ccdc2c6dbee59b2ff", "old_mode": 33188, "old_path": "verilog/gl/user_proj_example.v", "new_id": "7108f156de007423c9505f2ccdc2c6dbee59b2ff", "new_mode": 33261, "new_path": "verilog/gl/user_proj_example.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "fb4207e4a11d85072b67efdd4341e9c7fd1034e8", "new_mode": 33261, "new_path": "verilog/gl/user_project_wrapper.nl.v" }, { "type": "modify", "old_id": "ecae883bef13d3962fa9182a666eca6dff9f6812", "old_mode": 33188, "old_path": "verilog/gl/user_project_wrapper.v", "new_id": "2f978f6fe2ac5cdc50704e1d50de56f203c19f18", "new_mode": 33188, "new_path": "verilog/gl/user_project_wrapper.v" }, { "type": "modify", "old_id": "284a97cbbf36c8a12da0beea8cd60ee8a9835387", "old_mode": 33188, "old_path": "verilog/includes/includes.gl+sdf.caravel_user_project", "new_id": "284a97cbbf36c8a12da0beea8cd60ee8a9835387", "new_mode": 33261, "new_path": "verilog/includes/includes.gl+sdf.caravel_user_project" }, { "type": "modify", "old_id": "f5047d52774d0d49a9ac85bccdd4058aa01916bf", "old_mode": 33188, "old_path": "verilog/includes/includes.gl.caravel_user_project", "new_id": "f5047d52774d0d49a9ac85bccdd4058aa01916bf", "new_mode": 33261, "new_path": "verilog/includes/includes.gl.caravel_user_project" }, { "type": "modify", "old_id": "31ab09bb353fc0b5677a44beee6b8cdf6c51e6e7", "old_mode": 33188, "old_path": "verilog/includes/includes.rtl.caravel_user_project", "new_id": "31ab09bb353fc0b5677a44beee6b8cdf6c51e6e7", "new_mode": 33261, "new_path": "verilog/includes/includes.rtl.caravel_user_project" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a09be58f54f137e387317d3d79a148d10d380115", "new_mode": 33188, "new_path": "verilog/rtl/SRAM_Wrapper_top.v" }, { "type": "modify", "old_id": "44a29a02e510eda6a9b95a4b9255eef403b5f05a", "old_mode": 33188, "old_path": "verilog/rtl/defines.v", "new_id": "44a29a02e510eda6a9b95a4b9255eef403b5f05a", "new_mode": 33261, "new_path": "verilog/rtl/defines.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "84ffd7adea67d9e2daa3282d3187924fe5f7b213", "new_mode": 33261, "new_path": "verilog/rtl/files/FIFO.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c479f6f76253974e89dcf4cc4945a33744afcde9", "new_mode": 33188, "new_path": "verilog/rtl/files/Integrated_bitcell_with_dummy_cells.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1c8bf25187d5c4b04d3c7cd1c43873b18989f6da", "new_mode": 33261, "new_path": "verilog/rtl/files/SA_OB_mux.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "40e771ffcd275c311a43bea0e0c1d8bd0ce63bbb", "new_mode": 33261, "new_path": "verilog/rtl/files/controller_3.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "63a5b5dd379d61633eddd80e49425f11277b5c56", "new_mode": 33188, "new_path": "verilog/rtl/files/controller_4.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "eadbb78ed7b8381507373feddcd4ebc1e94274a1", "new_mode": 33261, "new_path": "verilog/rtl/files/top.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e597101cfb9489e7d5b717f0f4228741c45db06a", "new_mode": 33261, "new_path": "verilog/rtl/files/wb_rd_wr_buf.v" }, { "type": "modify", "old_id": "3537de803dd1d472e447f0791344cbf5c9391455", "old_mode": 33188, "old_path": "verilog/rtl/uprj_netlists.v", "new_id": "7e70cd0b9ad2c10e7ad9a696f6f2cdd0e3845c75", "new_mode": 33261, "new_path": "verilog/rtl/uprj_netlists.v" }, { "type": "modify", "old_id": "ee44b08843530ec77806ee6f6108e153f787af0e", "old_mode": 33188, "old_path": "verilog/rtl/user_defines.v", "new_id": "3e8c809a59823744ed29f42dcc4e8afa6da01fa4", "new_mode": 33261, "new_path": "verilog/rtl/user_defines.v" }, { "type": "modify", "old_id": "5ee1ceecfb5f08335c33a73de2e09ef869af17a9", "old_mode": 33188, "old_path": "verilog/rtl/user_project_wrapper.v", "new_id": "17966c1766296c1ad38a445950866bb1bdf9b7d3", "new_mode": 33188, "new_path": "verilog/rtl/user_project_wrapper.v" } ] }