)]}'
{
  "commit": "84d90d6d07ead30f36ccf349929713a892f150b4",
  "tree": "989fbfebbfb8a120ec40b3a0baf047216cc7b23d",
  "parents": [
    "b9d3a7509817134d5325b061c2a6b3ed41a67c84"
  ],
  "author": {
    "name": "Ali Imran",
    "email": "ali1120001@outlook.com",
    "time": "Thu Aug 25 23:49:45 2022 +0500"
  },
  "committer": {
    "name": "Ali Imran",
    "email": "ali1120001@outlook.com",
    "time": "Thu Aug 25 23:49:45 2022 +0500"
  },
  "message": "Processor Successfully Integrated\n",
  "tree_diff": [
    {
      "type": "delete",
      "old_id": "a7674141ee6908e8dab0e6a1dbb3307ec3dbb912",
      "old_mode": 33261,
      "old_path": "verilog/rtl/a.out",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "e0288872b802e2ae65088b059c29f7c0deac5679",
      "old_mode": 33188,
      "old_path": "verilog/rtl/includes/proj_default/clk_gate.sv",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "a73396959335d4f779d3729761f939234dd2c930",
      "old_mode": 33188,
      "old_path": "verilog/rtl/includes/proj_default/sp_default.vh",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "5afd28f057f5b96afc49a6ce98659a0f38cb3947",
      "old_mode": 33188,
      "old_path": "verilog/rtl/includes/proj_verilog/clk_gate.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "0c284124fdece0b3a5492c385aa227ccbdfeccee",
      "old_mode": 33188,
      "old_path": "verilog/rtl/includes/proj_verilog/sp_verilog.vh",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "cb0d61498f6e09f9e3672a19715482c1522804bb",
      "old_mode": 33188,
      "old_path": "verilog/rtl/includes/pseudo_rand.tlv",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "39d5cd5ad901b6beb435edaf5a9740fcf9009b47",
      "old_mode": 33188,
      "old_path": "verilog/rtl/includes/rw_lib.vh",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "1816fee3160c31a25d3bf24193b48a423656e038",
      "old_mode": 33188,
      "old_path": "verilog/rtl/includes/sandhost/README.txt",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "23e5dbca521c68be9d3bc03b3b7ba13ae6ba362b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/includes/sandhost/sqrt32.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "5869ae2023ce01aede5d65a5a3489ecdcaeed010",
      "old_mode": 33188,
      "old_path": "verilog/rtl/includes/sandhost/tb.sv",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "26d3f19bbc952bd652698991912b874f80a2f425",
      "old_mode": 33188,
      "old_path": "verilog/rtl/includes/sandpiper.vh",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "d063661a766a066208b8a3719871d24ea10ff4fc",
      "old_mode": 33188,
      "old_path": "verilog/rtl/includes/sandpiper_gen.vh",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "601c65567df7f2ab7109b4e5a8121da0b9357628",
      "old_mode": 33188,
      "old_path": "verilog/rtl/includes/simple_bypass_fifo.sv",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    }
  ]
}