)]}'
{
  "commit": "2ff5593967dd70e20bd092bef25961f022948a3a",
  "tree": "d04c0af310db6af5f3f4c0d7b79376f4082eb643",
  "parents": [
    "d734788871910c4ca1c302c00f9b6ba8e2b678d9"
  ],
  "author": {
    "name": "Ali Imran",
    "email": "59641896+ALI11-2000@users.noreply.github.com",
    "time": "Sun Aug 14 21:16:24 2022 +0500"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Sun Aug 14 21:16:24 2022 +0500"
  },
  "message": "SRAM Verilog Updated for Makerchip",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "c959db07f8093f26c62a76c9e686c3c2a41bfd98",
      "old_mode": 33188,
      "old_path": "verilog/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.v",
      "new_id": "78fd6bcbd5500b1f2f18d3c896057f50132e66b9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.v"
    }
  ]
}