)]}'
{
  "commit": "e5d5bf2ec0edc01a7158a238208df0519024d6a9",
  "tree": "d164c79f917814b7a89cc5c7e71b392d51ec8905",
  "parents": [
    "38aa501fb30d07632b8003063eff89ecc9cc5389"
  ],
  "author": {
    "name": "mbaykenar",
    "email": "aykenar.burak@gmail.com",
    "time": "Tue Oct 04 17:08:00 2022 +0300"
  },
  "committer": {
    "name": "mbaykenar",
    "email": "aykenar.burak@gmail.com",
    "time": "Tue Oct 04 17:08:00 2022 +0300"
  },
  "message": "Add fpu verilog files\n",
  "tree_diff": [
    {
      "type": "delete",
      "old_id": "42b943772a6467ac91b58b051c6f5798b204173b",
      "old_mode": 57344,
      "old_path": "verilog/rtl/ips/fpu",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0f32b98971232f553edf11d00056f6766fb0c806",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b5353d385a1a62514eb600f09755f3c312c65776",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/div_sqrt_top_tp.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9193c4030b579076f2cc4d18f879c765547a8f11",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_defs_div_sqrt_tp.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4c91f98fa2af71e5b1d202cf6e3342fd7f574275",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4254739cb42594aa14ecde0ae18d779763cbd4e1",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e108aa36a02a75997b0cb78c016d066b000fca88",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt_first.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7b3b0cf0ffb2d6a1da087819c4317e4a9f0f97da",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/nrbd_nrsc_tp.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1f6f916fd100786b3a627f104701f9071d58b9b3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3d167220c7e197e229b7d4b7e22330841aed29fe",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_fmac/CSA.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a3d872f56de3d9ed458af73f76c41a53f8f95d9b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_fmac/LZA.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "884c174b3d7683b0965c0bb264cd1ef2846b3411",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_fmac/adders.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f1eb93c96bb055c74505e309282cb2bb27df1612",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_fmac/aligner.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b494d5a7be9214edd48cfe5864232d7f2019c286",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_fmac/booth_encoder.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "17f7944eb056f78149db702bb15d61f0d8023298",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_fmac/booth_selector.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f4cbe177799f75ac1dde2f03b10d42674950c133",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_fmac/fmac.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e0d5eafcf395c3e41ae39dd4c4217f91a865a7c9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_fmac/fpu_defs_fmac.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "00417db7bba8b318170467d4e3a5cd3fa543eb8b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "10f6be53855ba20d2c6d879af01dd29b6eb8abc2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_fmac/pp_generation.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "17b20b39bd9f2b4b3181bb7a55c8fc926dd060cf",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_fmac/preprocess_fmac.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f3645a5dfa1231c5eaa204ccb2c7cb49f321ae84",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_fmac/wallace.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4ed778cc6f324c022f817437f83973ded7559bc4",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_utils/fpu_ff.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0b0f9e41169e4f8546c6a9698242de1898213b02",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_v0.1/defines_fpu.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "22d38c3967bd0959768f6274f723a65ac7cc4b89",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a35d27526f7a5975ac335d0ed57cf30b5b24647c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_v0.1/fpexc.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b09734370bd68547086867db5bd02a4435483e49",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_v0.1/fpu.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "bb6c6c57620e2f4320d6e7aa85976f96c2ecbce6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_v0.1/fpu_add.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1a164c00dfc35384437763a9d2320dfd741d2100",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_v0.1/fpu_core.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5e49413dbb4d4946d55f977ef95528b1a865fe04",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_v0.1/fpu_defs.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "789b85c2c597ac792c82d46a95c8098de57200d1",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_v0.1/fpu_ftoi.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6293c3c195631397871a7ffeff927ec30e231c13",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_v0.1/fpu_itof.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e010b3d734e26ad1d9c96f08ccaf895d8840a78f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_v0.1/fpu_mult.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3e9b993721012d00894dd8b1dd77b5a315707963",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_v0.1/fpu_norm.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1f32e0d4451e930ec0033be73b81b6922b101706",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_v0.1/fpu_private.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "89efef4a211db5c86e491e12d991e2d08d50bc79",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_v0.1/fpu_shared.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e846a46b0d6d3742f3534f3880c256097eacec49",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ips/fpu/hdl/fpu_v0.1/riscv_fpu.v"
    }
  ]
}