)]}'
{
  "commit": "90a467eaa9f6f51b054df68537456525595cabde",
  "tree": "00f6ba7c6e3c197c78a4d91aec3b8aa9b7c717f2",
  "parents": [
    "7c7f7a1593eb625cd5b603bf6b572d9957e2c03a"
  ],
  "author": {
    "name": "mbaykenar",
    "email": "aykenar.burak@gmail.com",
    "time": "Mon Aug 29 11:33:57 2022 +0300"
  },
  "committer": {
    "name": "mbaykenar",
    "email": "aykenar.burak@gmail.com",
    "time": "Mon Aug 29 11:33:57 2022 +0300"
  },
  "message": "Add new files\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "dbfbef279611965054d17f58a09e299031ecc1e6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/rtl/centik_top.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d6d955f4e8195c22371ee9e0bccfa6aae9109c0c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/rtl/mba_core_region.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8800a3cda5d48f238c0d0c38c7a50ce3c4cdbabb",
      "new_mode": 33188,
      "new_path": "verilog/rtl/rtl/mba_instr_ram_wrap.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7430ee8cd99f760f1b01607b20456e75eb8c8d76",
      "new_mode": 33188,
      "new_path": "verilog/rtl/rtl/mba_sp_ram_wrap.v"
    }
  ]
}