design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/mbaykenar/Desktop/workspace/mpw7_yonga_soc/openlane/axi_node_intf_wrap,axi_node_intf_wrap,22_09_05_10_40,flow completed,0h21m27s0ms,0h6m56s0ms,-2.857142857142857,1.44,-1,4.24,2910.32,-1,0,0,0,0,0,0,0,0,0,-1,-1,1849855,70262,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,1737073542.0,0.0,40.35,20.16,26.77,7.8,-1,6994,33741,2111,28858,0,0,0,6157,477,33,244,230,1011,204,7,1569,1155,1163,13,424,19795,0,20219,1381392.2304,0.000195,7.67e-05,5.74e-05,0.000244,9.84e-05,1.28e-07,0.000278,0.000117,1.88e-07,10.659999999999997,201.0,4.975124378109452,200,DELAY 1,5,35,1,153.6,153.18,0.35,0.3,sky130_fd_sc_hd,4,3