)]}'
{
  "commit": "44ef3c31f67449e1b1275874adf8e312c8d098fd",
  "tree": "60c8980400942e3c22817e241c136002773214a7",
  "parents": [
    "a1b3d690c27336c2ec18375ae5dce129c3e1ce48"
  ],
  "author": {
    "name": "Soumil Jain",
    "email": "soumil@capella.ucsd.edu",
    "time": "Tue Sep 06 22:11:34 2022 -0700"
  },
  "committer": {
    "name": "Soumil Jain",
    "email": "soumil@capella.ucsd.edu",
    "time": "Tue Sep 06 22:11:34 2022 -0700"
  },
  "message": "add reram crossbar files\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "d7d53a3656377151f4cdffdffb3d247b790ac829",
      "old_mode": 33188,
      "old_path": "README.md",
      "new_id": "b2d3b4cee6a317cf5b4fce14b2055ab3487da67d",
      "new_mode": 33188,
      "new_path": "README.md"
    },
    {
      "type": "modify",
      "old_id": "0f16ba8eaae841a6f122fc0d5837005d3312fd2b",
      "old_mode": 57344,
      "old_path": "caravel",
      "new_id": "de98d514aa6c642ef020876a64c4cdb2c9ea9a8a",
      "new_mode": 57344,
      "new_path": "caravel"
    },
    {
      "type": "modify",
      "old_id": "764b362000efc01476ad7f9605caba776e46c9b7",
      "old_mode": 33188,
      "old_path": "gds/user_analog_project_wrapper.gds",
      "new_id": "fa319e95b6e06cc825f4e6e622b00f72c2fc4d8d",
      "new_mode": 33188,
      "new_path": "gds/user_analog_project_wrapper.gds"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f03da2e1389ceb44f88e1acdd266efbeec2c9648",
      "new_mode": 33188,
      "new_path": "netgen/.user_analog_project_wrapper.spice.swp"
    },
    {
      "type": "modify",
      "old_id": "c3851a38c39397863c74709a8dcd36576f8131dc",
      "old_mode": 33188,
      "old_path": "netgen/user_analog_project_wrapper.spice",
      "new_id": "6b581ff7619e0456dc6f7dd93d3dba4705897844",
      "new_mode": 33188,
      "new_path": "netgen/user_analog_project_wrapper.spice"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ff077eec54994678f722e638507a8b8c545e3ba2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/.reram_crossbar.v.swp"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "49de1cfe19112b5587ffc0f39b9381cadf41455e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/.user_analog_project_wrapper.v.swp"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f9a0c7f60ce8ad04ff2cb6babf161cf6210ba1d4",
      "new_mode": 33261,
      "new_path": "verilog/rtl/reram_crossbar.v"
    },
    {
      "type": "modify",
      "old_id": "7a73f7652e076589d7908122a3e80d2f75644fbc",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_analog_project_wrapper.v",
      "new_id": "4f9ea1cc96c6db0121dc4f63792df67a32258d1e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_analog_project_wrapper.v"
    }
  ]
}