)]}'
{
  "commit": "f497dab949a8fed53f44fca8eec87d29e19550dd",
  "tree": "79cb6329ae26a56d7247d9ec3ff5571b0177ed23",
  "parents": [
    "6b995928c001883c77ffff39594682cc08cfea6b"
  ],
  "author": {
    "name": "Aloke",
    "email": "aloke.das@ieee.org",
    "time": "Wed Jul 13 15:21:21 2022 +0530"
  },
  "committer": {
    "name": "Aloke",
    "email": "aloke.das@ieee.org",
    "time": "Wed Jul 13 15:21:21 2022 +0530"
  },
  "message": "Adding my SOC design with CPU and RAM\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "30772440538ea4b5fd574c6c197d7428eb38a502",
      "old_mode": 33188,
      "old_path": "README.md",
      "new_id": "bbd3ee7edeced0ad7edff91fa952ae46c9fec035",
      "new_mode": 33188,
      "new_path": "README.md"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4c4f5281cb413a33d44cb747fe6627cda88f20e6",
      "new_mode": 33261,
      "new_path": "openlane/cpu/config.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2fda806ab62cbe43d3a6b2844e4bab975333e67b",
      "new_mode": 33188,
      "new_path": "openlane/cpu/pin_order.cfg"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "124aede9c372a102b757e64572c38a220cc8c8c5",
      "new_mode": 33261,
      "new_path": "openlane/soc_config/config.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "99cd3b363a751b44ea9dd4b0130b8d952577c6a6",
      "new_mode": 33188,
      "new_path": "openlane/soc_config/pin_order.cfg"
    },
    {
      "type": "modify",
      "old_id": "2b031043b30f3ccbf1044c45fdcc864fc848cf7d",
      "old_mode": 33261,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "ec7c34b2e413aa33aea9fb4baabb271ab2abdbbb",
      "new_mode": 33261,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "a7365ab26ff25197ed46ceb62342f48e1473ea19",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/macro.cfg",
      "new_id": "332952a700cf67bfcc6336a33482cbb1e6e7fbec",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macro.cfg"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d70816cf84b869e260fd8c5859fc071e3833219f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/cpu.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7bb26c1dceff07665077cd4d4c9304d24d9ef3e7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/soc_config.v"
    },
    {
      "type": "modify",
      "old_id": "5ee1ceecfb5f08335c33a73de2e09ef869af17a9",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "0300942e5812cb0d1da6347d2325dec7ccca12ca",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}