)]}'
{
  "commit": "89dd51b3d925159961146444a6fc34050d605b5c",
  "tree": "f00f9a696aa28aef6f67ebb293862f5d76abf55d",
  "parents": [
    "af3cfc172b68a35120eeaca011c051b1557e1693"
  ],
  "author": {
    "name": "Aloke Das",
    "email": "aloke.das@ieee.org",
    "time": "Tue Jul 26 15:29:53 2022 +0530"
  },
  "committer": {
    "name": "Aloke Das",
    "email": "aloke.das@ieee.org",
    "time": "Tue Jul 26 15:29:53 2022 +0530"
  },
  "message": "Changes related to additon of 8KB SRAM\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "6060e12f3861d8f0194ad085d33d6019eb5c96e0",
      "old_mode": 33188,
      "old_path": "def/user_project_wrapper.def",
      "new_id": "bc4f10eb2c35d4615a7cb679dec929874028b3a7",
      "new_mode": 33188,
      "new_path": "def/user_project_wrapper.def"
    },
    {
      "type": "modify",
      "old_id": "efdd2c7e919ed2ebef0d7fb580db37250df2a9e0",
      "old_mode": 33188,
      "old_path": "gds/user_project_wrapper.gds",
      "new_id": "bea84661781e4a401da57d3032f0679978fcc78b",
      "new_mode": 33188,
      "new_path": "gds/user_project_wrapper.gds"
    },
    {
      "type": "modify",
      "old_id": "a7cb2ee51a0ca96aaf5fe9b3e81f90fa03228b67",
      "old_mode": 33188,
      "old_path": "lef/user_project_wrapper.lef",
      "new_id": "8275f4128e1249c312e91cef3853ea86861ed626",
      "new_mode": 33188,
      "new_path": "lef/user_project_wrapper.lef"
    },
    {
      "type": "modify",
      "old_id": "1425e419429ce57a519a0b2a3e1f83a047176791",
      "old_mode": 33188,
      "old_path": "mag/user_project_wrapper.mag",
      "new_id": "5ebf6f8af13f535660e0d0d624ff371843058e38",
      "new_mode": 33188,
      "new_path": "mag/user_project_wrapper.mag"
    },
    {
      "type": "modify",
      "old_id": "59af1ed6a250937e36e4a6642753af4b63140642",
      "old_mode": 33188,
      "old_path": "maglef/user_project_wrapper.mag",
      "new_id": "745db2a08a9148f37d90118a2670ca7e57ee4d4e",
      "new_mode": 33188,
      "new_path": "maglef/user_project_wrapper.mag"
    },
    {
      "type": "modify",
      "old_id": "09e5e1c54a7204155d2ac42cdebed8bda6c82610",
      "old_mode": 33261,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "7756d8665679d987da572ac60567c3700d1c1d25",
      "new_mode": 33261,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "332952a700cf67bfcc6336a33482cbb1e6e7fbec",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/macro.cfg",
      "new_id": "09ea96bb24517768b80adde13b0e0c9749cdd977",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macro.cfg"
    },
    {
      "type": "modify",
      "old_id": "f1e4362caf57a19e735a1d7ea8938de08f600630",
      "old_mode": 33188,
      "old_path": "spi/lvs/user_project_wrapper.spice",
      "new_id": "efad7e07246a3dcc082e55ddc376b3a92254449a",
      "new_mode": 33188,
      "new_path": "spi/lvs/user_project_wrapper.spice"
    },
    {
      "type": "modify",
      "old_id": "8ae108f0035e3f42b70b0dda03aa56e1be4983b1",
      "old_mode": 33188,
      "old_path": "verilog/gl/user_project_wrapper.v",
      "new_id": "267216535713d44bd3e1d54339aa3f0ca8fdcd97",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "284a97cbbf36c8a12da0beea8cd60ee8a9835387",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.gl+sdf.caravel_user_project",
      "new_id": "58b11a5d10e005fb93d29c5775d260ed2da2e48e",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.gl+sdf.caravel_user_project"
    },
    {
      "type": "modify",
      "old_id": "f5047d52774d0d49a9ac85bccdd4058aa01916bf",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.gl.caravel_user_project",
      "new_id": "61d30dda33949dca84d76a03819880ef93ef8ccf",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.gl.caravel_user_project"
    },
    {
      "type": "modify",
      "old_id": "31ab09bb353fc0b5677a44beee6b8cdf6c51e6e7",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.rtl.caravel_user_project",
      "new_id": "e540202945dd72c2bb1501d385c250305ddb6381",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.rtl.caravel_user_project"
    },
    {
      "type": "modify",
      "old_id": "7bb26c1dceff07665077cd4d4c9304d24d9ef3e7",
      "old_mode": 33188,
      "old_path": "verilog/rtl/soc_config.v",
      "new_id": "28e68aa2ccfb287ff25a6fa745d959b828bfc70b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/soc_config.v"
    },
    {
      "type": "modify",
      "old_id": "0300942e5812cb0d1da6347d2325dec7ccca12ca",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "1d6dfec817ebbdd72041b4f134d2c71120e666b6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}