)]}'
{
  "commit": "28408bfb2cd35cf647cb4a4a55f75b28f7e63aee",
  "tree": "3b21afbc3abbf5b095ba8ce3870a7ab2250e0957",
  "parents": [
    "15d8c5eb52f3c8d4ee885b36dd694f7c9a6264ae"
  ],
  "author": {
    "name": "Aloke Das",
    "email": "aloke.das@ieee.org",
    "time": "Wed Aug 03 09:04:45 2022 +0530"
  },
  "committer": {
    "name": "Aloke Das",
    "email": "aloke.das@ieee.org",
    "time": "Wed Aug 03 09:04:45 2022 +0530"
  },
  "message": "Modified cpu RTL to stop clock after HALT instruction\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "485839806aba79d4d1b4b86c58e446423ec2acc8",
      "old_mode": 33188,
      "old_path": "def/user_project_wrapper.def",
      "new_id": "7e8575d0da697f1cd054a96c8852fd2853f949f9",
      "new_mode": 33188,
      "new_path": "def/user_project_wrapper.def"
    },
    {
      "type": "modify",
      "old_id": "6d7e52d9d6a01d1be43d454b2a90d3e98e4f4c0a",
      "old_mode": 33188,
      "old_path": "gds/user_project_wrapper.gds",
      "new_id": "146a39a1d84aaba272023f40141eb02190330c2d",
      "new_mode": 33188,
      "new_path": "gds/user_project_wrapper.gds"
    },
    {
      "type": "modify",
      "old_id": "2775b027571f75e4ae1601cdcecd983556ce469c",
      "old_mode": 33188,
      "old_path": "mag/user_project_wrapper.mag",
      "new_id": "da3944c1e65654c56475b234901b0d78e714f819",
      "new_mode": 33188,
      "new_path": "mag/user_project_wrapper.mag"
    },
    {
      "type": "modify",
      "old_id": "67d3f36d1d4415ee9fc50e786b26295ff5557d05",
      "old_mode": 33188,
      "old_path": "maglef/user_project_wrapper.mag",
      "new_id": "2acd4c5026849442b4f0f93a72b504608801aec6",
      "new_mode": 33188,
      "new_path": "maglef/user_project_wrapper.mag"
    },
    {
      "type": "modify",
      "old_id": "4c4f5281cb413a33d44cb747fe6627cda88f20e6",
      "old_mode": 33261,
      "old_path": "openlane/cpu/config.tcl",
      "new_id": "c8d776323754f8ce105005ffc666c02df20bc4f6",
      "new_mode": 33261,
      "new_path": "openlane/cpu/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "7756d8665679d987da572ac60567c3700d1c1d25",
      "old_mode": 33261,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "6a3df178e4f54536c743198a4440daa24e6364cf",
      "new_mode": 33261,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "eb50e41bc7d265d9b571e6acb38756c570fc4569",
      "old_mode": 33188,
      "old_path": "spi/lvs/user_project_wrapper.spice",
      "new_id": "ab99aa695fc044e5ec7bab34c572be6fa94554f4",
      "new_mode": 33188,
      "new_path": "spi/lvs/user_project_wrapper.spice"
    },
    {
      "type": "modify",
      "old_id": "9a25bdcfdb954da2c381e1e5b82d107a11d8d54d",
      "old_mode": 33188,
      "old_path": "verilog/gl/user_project_wrapper.v",
      "new_id": "c8a9d881a089045ac200723374aab5edaf4fca3c",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "86c29819c4b82e5f2838d59b3c10fa31c3ced96b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/cpu.v",
      "new_id": "6c20cb07743b7778434620f924970b6904ff5f7a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/cpu.v"
    },
    {
      "type": "modify",
      "old_id": "7c38e6f79713b3730e274b9ed4da831550ad0880",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "8097cbe63eb322ba0668b74468c90335ccd6b8d8",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}