)]}'
{
  "commit": "de1bbba534362c074ef978f3c962ba590a5bed9b",
  "tree": "109cb409df30f6152c87eb87c49c24c2cca71905",
  "parents": [
    "07d7c8d38a964b7934613c2113bf7cf297a396c5"
  ],
  "author": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Mon Aug 22 13:37:46 2022 +0530"
  },
  "committer": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Mon Aug 22 13:37:46 2022 +0530"
  },
  "message": "riscv interrupt changed from 16 to 32 and gpio interrupt bug fix, uart master disable option\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "948b37fdc82f57f18cc7cd2ee2f9af6cc176b040",
      "old_mode": 33188,
      "old_path": ".gitmodules",
      "new_id": "72dbb4fdea65c9c3e6c447000630c5589c0a7527",
      "new_mode": 33188,
      "new_path": ".gitmodules"
    },
    {
      "type": "modify",
      "old_id": "acd36fe07aa539efde0d274a6c49245d653ae902",
      "old_mode": 33188,
      "old_path": "verilog/dv/arduino_arrays/arduino_arrays_tb.v",
      "new_id": "3d4772116032cdcf1f6dde122e054d598bc95fa2",
      "new_mode": 33188,
      "new_path": "verilog/dv/arduino_arrays/arduino_arrays_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0bf70cfe0bbb25d56fc2c0f9c8b722acfc1a925f",
      "new_mode": 33188,
      "new_path": "verilog/dv/arduino_gpio_intr/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "fd1a9feaa7cd5e1486671b88b87d44cfe381a44e",
      "new_mode": 33188,
      "new_path": "verilog/dv/arduino_gpio_intr/arduino_gpio_intr.ino"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8c75087fee05784c4e751654d55a1981023a75fb",
      "new_mode": 33188,
      "new_path": "verilog/dv/arduino_gpio_intr/arduino_gpio_intr.ino.cpp"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6e509dc00e3c970282e6ea0327479b1d49c13ea1",
      "new_mode": 33188,
      "new_path": "verilog/dv/arduino_gpio_intr/arduino_gpio_intr_tb.v"
    },
    {
      "type": "modify",
      "old_id": "09f42e80c78b05785fb7088fb3bff16b2044c6c8",
      "old_mode": 57344,
      "old_path": "verilog/dv/common/riscduino_board",
      "new_id": "30c5dc912352049877661b3571064e314aaffcde",
      "new_mode": 57344,
      "new_path": "verilog/dv/common/riscduino_board"
    },
    {
      "type": "modify",
      "old_id": "8dde135515e8eb12c967e2beb7a9fa818c6dd9ca",
      "old_mode": 33188,
      "old_path": "verilog/dv/riscv_regress/user_risc_regress_tb.v",
      "new_id": "2c53c8c773f9a2f1d67d6192992e06d683957d49",
      "new_mode": 33188,
      "new_path": "verilog/dv/riscv_regress/user_risc_regress_tb.v"
    },
    {
      "type": "modify",
      "old_id": "6ef9098bdb65ba44c3d5563d916ae8569ff1ef0e",
      "old_mode": 33188,
      "old_path": "verilog/rtl/pinmux/src/glbl_reg.sv",
      "new_id": "bc3de29fc1b0137edd8a0be92e4591608d7adc01",
      "new_mode": 33188,
      "new_path": "verilog/rtl/pinmux/src/glbl_reg.sv"
    },
    {
      "type": "modify",
      "old_id": "be6192370c0aa4510391d20f6b8e046b49b4323e",
      "old_mode": 33188,
      "old_path": "verilog/rtl/pinmux/src/gpio_reg.sv",
      "new_id": "c911cdc46fb4494df5d706da298c7c487f8769d8",
      "new_mode": 33188,
      "new_path": "verilog/rtl/pinmux/src/gpio_reg.sv"
    },
    {
      "type": "modify",
      "old_id": "0a7fd02f2730b9f313e65301371ceb4052bcf686",
      "old_mode": 33188,
      "old_path": "verilog/rtl/pinmux/src/gpio_top.sv",
      "new_id": "b5d747de3cde8b0ef16f6b6bbf6492f02c0f36f8",
      "new_mode": 33188,
      "new_path": "verilog/rtl/pinmux/src/gpio_top.sv"
    },
    {
      "type": "modify",
      "old_id": "54c0ef919074f0bd5877d0c90e3fec463c85bb25",
      "old_mode": 33261,
      "old_path": "verilog/rtl/pinmux/src/pinmux.sv",
      "new_id": "5c4377879749c50b254c33d7e9e15fda2261715e",
      "new_mode": 33261,
      "new_path": "verilog/rtl/pinmux/src/pinmux.sv"
    },
    {
      "type": "modify",
      "old_id": "c84c1a7a99e561c435cd3dbff81c46bbe0ab14ea",
      "old_mode": 33261,
      "old_path": "verilog/rtl/pinmux/src/pinmux_top.sv",
      "new_id": "02ecb2a98f696d1a457a40b6a2234b1f31cb66ca",
      "new_mode": 33261,
      "new_path": "verilog/rtl/pinmux/src/pinmux_top.sv"
    },
    {
      "type": "modify",
      "old_id": "cd4858739a0ae6ac850072139c4368b2643d6889",
      "old_mode": 33188,
      "old_path": "verilog/rtl/pinmux/src/timer_reg.sv",
      "new_id": "1a561f6f9b4c4abc11979848eee0c489afd4c47c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/pinmux/src/timer_reg.sv"
    },
    {
      "type": "modify",
      "old_id": "ba18819baf6e04406642f45290dc745b236459c0",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "d3c9ec7cdf5752237e02e6e39fc1d4ba6a0278ec",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "03ba3e83768d0c61c3da561183aadf6d13418bc5",
      "old_mode": 57344,
      "old_path": "verilog/rtl/yifive/ycr1c",
      "new_id": "1a3afdf0887e7a222c08751b8eeab0533cf6694e",
      "new_mode": 57344,
      "new_path": "verilog/rtl/yifive/ycr1c"
    }
  ]
}