)]}'
{
  "commit": "d35584517876910e6a40c09921f78e4aae86ffcd",
  "tree": "30ac7993bfc14fbf27d727fb14bc4c0dccdf9782",
  "parents": [
    "e3d426a6c4fad57a30fb50207e90bfd4221bb9f7"
  ],
  "author": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Mon Jun 13 11:36:58 2022 +0530"
  },
  "committer": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Mon Jun 13 11:36:58 2022 +0530"
  },
  "message": "icache and dcache bypass option added\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "bc570feeccaa9be891fa033ddf6bb48c4d89bc03",
      "old_mode": 33188,
      "old_path": "verilog/dv/Makefile",
      "new_id": "749e090db4b7c95dc22695b20299b00ab088f01a",
      "new_mode": 33188,
      "new_path": "verilog/dv/Makefile"
    },
    {
      "type": "modify",
      "old_id": "222363d122d0d6ff6b5354154fc53f98797263a2",
      "old_mode": 33188,
      "old_path": "verilog/dv/firmware/link.ld",
      "new_id": "b2a0030849abbc3a4a61398f0dff23bb60185aaf",
      "new_mode": 33188,
      "new_path": "verilog/dv/firmware/link.ld"
    },
    {
      "type": "modify",
      "old_id": "1face2abd8bcde33b74b9d678cea4a1ffd179422",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_basic/user_basic_tb.v",
      "new_id": "27fd494d0c5c4939e5284691de5180b01b1ee99c",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_basic/user_basic_tb.v"
    },
    {
      "type": "modify",
      "old_id": "7bab960a92c43cc50cbd84fc1acc0d73f842e1b0",
      "old_mode": 33188,
      "old_path": "verilog/rtl/pinmux/src/pinmux_reg.sv",
      "new_id": "2d972d8540b8c069bbef594f6aeba3e0aa7f161f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/pinmux/src/pinmux_reg.sv"
    },
    {
      "type": "modify",
      "old_id": "d022dad20127b1ecd78b856c5710c24f7022058d",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "f8c579f07678c81f8f2fd4fd7347f702b341e55b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "8ab94872f5af6cdd4f3619193358a87fbf12b04c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/wb_interconnect/src/wb_interconnect.sv",
      "new_id": "9fb63447c0b75a6aae183b3f4c435352033760cc",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wb_interconnect/src/wb_interconnect.sv"
    },
    {
      "type": "modify",
      "old_id": "87f0d4a8bdb6a386f2b43eaf89a69cc0ef239918",
      "old_mode": 33188,
      "old_path": "verilog/rtl/wb_interconnect/src/wb_slave_port.sv",
      "new_id": "bc70ea2bcd619d3a9908f1acf2f15096b6460e9a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wb_interconnect/src/wb_slave_port.sv"
    },
    {
      "type": "modify",
      "old_id": "d7a16620e3212cf1d2777a8040fc4f2cf4598764",
      "old_mode": 57344,
      "old_path": "verilog/rtl/yifive/ycr1c",
      "new_id": "a7ce700b3004622c78c52c0ee22bf740bc6c86e5",
      "new_mode": 57344,
      "new_path": "verilog/rtl/yifive/ycr1c"
    }
  ]
}