)]}' { "commit": "bfd2f64defba574fbcad51edaa699ba23040a02e", "tree": "80f4caeb230218fa9a3507e8cb23688ddabee6d6", "parents": [ "456c3912ae356f3ad0293d990cd327b1ad5ec18a" ], "author": { "name": "dineshannayya", "email": "dinesh.annayya@gmail.com", "time": "Wed Sep 14 20:54:01 2022 +0530" }, "committer": { "name": "dineshannayya", "email": "dinesh.annayya@gmail.com", "time": "Wed Sep 14 20:54:01 2022 +0530" }, "message": "pwm new rtl update\n", "tree_diff": [ { "type": "rename", "old_id": "12331ba9ff2bf77ddbfb10dc4244f42c6614656b", "old_mode": 33188, "old_path": "verilog/dv/uart_master/Makefile", "new_id": "12331ba9ff2bf77ddbfb10dc4244f42c6614656b", "new_mode": 33188, "new_path": "verilog/dv/uart_master_test1/Makefile", "score": 100 }, { "type": "rename", "old_id": "5ffed3cc76e4d24b2f9f32a04d1bec53b6c8a2b7", "old_mode": 33188, "old_path": "verilog/dv/uart_master/run_verilog", "new_id": "5ffed3cc76e4d24b2f9f32a04d1bec53b6c8a2b7", "new_mode": 33188, "new_path": "verilog/dv/uart_master_test1/run_verilog", "score": 100 }, { "type": "rename", "old_id": "991bdc54142d7be0899708f6bf0039f3b105c726", "old_mode": 33188, "old_path": "verilog/dv/uart_master/uart_master.c", "new_id": "991bdc54142d7be0899708f6bf0039f3b105c726", "new_mode": 33188, "new_path": "verilog/dv/uart_master_test1/uart_master_test1.c", "score": 100 }, { "type": "rename", "old_id": "2a99ff7e24158ab7478362cd539b2c4fead8d42e", "old_mode": 33188, "old_path": "verilog/dv/uart_master/uart_master_tb.v", "new_id": "2a99ff7e24158ab7478362cd539b2c4fead8d42e", "new_mode": 33188, "new_path": "verilog/dv/uart_master_test1/uart_master_test1_tb.v", "score": 100 }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e843057460d7680592b7b280fb8f9446c2a28a3f", "new_mode": 33188, "new_path": "verilog/rtl/gpio/src/gpio_dglicth.sv" }, { "type": "rename", "old_id": "9bcefee9adf4720ea01f924f2ca700b13e485c36", "old_mode": 33188, "old_path": "verilog/rtl/pinmux/src/gpio_intr.sv", "new_id": "9bcefee9adf4720ea01f924f2ca700b13e485c36", "new_mode": 33188, "new_path": "verilog/rtl/gpio/src/gpio_intr.sv", "score": 100 }, { "type": "rename", "old_id": "10b90bddaf1c4823c2449ad57508bab419384c4d", "old_mode": 33188, "old_path": "verilog/rtl/pinmux/src/gpio_reg.sv", "new_id": "10b90bddaf1c4823c2449ad57508bab419384c4d", "new_mode": 33188, "new_path": "verilog/rtl/gpio/src/gpio_reg.sv", "score": 100 }, { "type": "rename", "old_id": "097623f3a6214da8b92f69fb183f1b03178133e4", "old_mode": 33188, "old_path": "verilog/rtl/pinmux/src/gpio_top.sv", "new_id": "097623f3a6214da8b92f69fb183f1b03178133e4", "new_mode": 33188, "new_path": "verilog/rtl/gpio/src/gpio_top.sv", "score": 100 }, { "type": "rename", "old_id": "702c138314af1254ba7d78f6f686c275300e1ab7", "old_mode": 33188, "old_path": "verilog/rtl/pinmux/src/pwm_reg.sv", "new_id": "702c138314af1254ba7d78f6f686c275300e1ab7", "new_mode": 33188, "new_path": "verilog/rtl/pinmux/src/pwm_blk_reg.sv", "score": 100 }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "df9cf3ae55b55aaf9dc5866e7068abb24fef16a5", "new_mode": 33188, "new_path": "verilog/rtl/pwm/src/pwm.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "450b580398e03e01c0c1259fdf4da19f1d37db1c", "new_mode": 33188, "new_path": "verilog/rtl/pwm/src/pwm_blk_reg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "87d536b6af457343c505892b6fef121033b66f45", "new_mode": 33188, "new_path": "verilog/rtl/pwm/src/pwm_cfg_dglitch.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9c708db0e31e7a57689a94058750291da943f800", "new_mode": 33188, "new_path": "verilog/rtl/pwm/src/pwm_core.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3868a78082b5de9ee570ac95d97cf0db122e3520", "new_mode": 33188, "new_path": "verilog/rtl/pwm/src/pwm_glbl_reg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e097c9360d2144279371147011a14bacf0bc687c", "new_mode": 33188, "new_path": "verilog/rtl/pwm/src/pwm_top.sv" }, { "type": "rename", "old_id": "55b7349590c54e81b0bbe1b66d16a6cb008f04a8", "old_mode": 33261, "old_path": "verilog/rtl/pinmux/src/timer.sv", "new_id": "55b7349590c54e81b0bbe1b66d16a6cb008f04a8", "new_mode": 33261, "new_path": "verilog/rtl/timer/src/timer.sv", "score": 100 }, { "type": "rename", "old_id": "1a561f6f9b4c4abc11979848eee0c489afd4c47c", "old_mode": 33188, "old_path": "verilog/rtl/pinmux/src/timer_reg.sv", "new_id": "1a561f6f9b4c4abc11979848eee0c489afd4c47c", "new_mode": 33188, "new_path": "verilog/rtl/timer/src/timer_reg.sv", "score": 100 }, { "type": "rename", "old_id": "127d62f8134807b07524012ddebde8d3812245d3", "old_mode": 33188, "old_path": "verilog/rtl/pinmux/src/timer_top.sv", "new_id": "127d62f8134807b07524012ddebde8d3812245d3", "new_mode": 33188, "new_path": "verilog/rtl/timer/src/timer_top.sv", "score": 100 }, { "type": "rename", "old_id": "9974a839cf9e1c892377838962969126814bb737", "old_mode": 33188, "old_path": "verilog/rtl/pinmux/src/ws281x_driver.sv", "new_id": "9974a839cf9e1c892377838962969126814bb737", "new_mode": 33188, "new_path": "verilog/rtl/ws281x/src/ws281x_driver.sv", "score": 100 }, { "type": "rename", "old_id": "31f25c16e047f924115d7870c0b059f6f4d6fa31", "old_mode": 33188, "old_path": "verilog/rtl/pinmux/src/ws281x_reg.sv", "new_id": "31f25c16e047f924115d7870c0b059f6f4d6fa31", "new_mode": 33188, "new_path": "verilog/rtl/ws281x/src/ws281x_reg.sv", "score": 100 }, { "type": "rename", "old_id": "6ab06fa53fac399612d65324f96a84c28771d01d", "old_mode": 33188, "old_path": "verilog/rtl/pinmux/src/ws281x_top.sv", "new_id": "6ab06fa53fac399612d65324f96a84c28771d01d", "new_mode": 33188, "new_path": "verilog/rtl/ws281x/src/ws281x_top.sv", "score": 100 } ] }