)]}'
{
  "commit": "62f25a5364b6f8fc992138f14f063cee2d1dd73f",
  "tree": "e2deacc4a12e6498b71f3021e0b6b88b78830c05",
  "parents": [
    "c296c3e2da100b19a19bf40d9d7cf0981a7185ea"
  ],
  "author": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Sun Nov 20 12:31:17 2022 +0530"
  },
  "committer": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Sun Nov 20 12:31:17 2022 +0530"
  },
  "message": "git clean-up large file\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "b9c8247ab484aa03d4a882f7b98f202bcea881f7",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.gl.caravel_user_project",
      "new_id": "bf5b965bac0e32c3e02ac19de9cc7aa36bb8ee87",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.gl.caravel_user_project"
    },
    {
      "type": "modify",
      "old_id": "f6100e28bed2e06dba49a1f791582cdb397cc080",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.gl.lib",
      "new_id": "a047636bb203e9dbf32875f65a082a4221145239",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.gl.lib"
    },
    {
      "type": "modify",
      "old_id": "e8243ad583083b2547d86e704ab43356468699ab",
      "old_mode": 33188,
      "old_path": "verilog/rtl/pinmux/src/glbl_reg.sv",
      "new_id": "6ff2dace0b3668f7d25184e2cc21972c6e09fe01",
      "new_mode": 33188,
      "new_path": "verilog/rtl/pinmux/src/glbl_reg.sv"
    },
    {
      "type": "modify",
      "old_id": "faf789f331aa7c5c23fd571696ab38450f3876d0",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_params.svh",
      "new_id": "6d602702655d4f0648efaee08d941b6076e75278",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_params.svh"
    },
    {
      "type": "modify",
      "old_id": "67a8d1192ca492360674c497d18b547f53658757",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "09fd72f74eca79beacf54dda52079fc41c174e94",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}