)]}' { "commit": "285c10091084f7d1a9d0ba6005e4d67672b3b86e", "tree": "dd9104259752e0dce6ac59ed3839e743a2e3f998", "parents": [ "b97978eb9ed5fc51114f3fe5e74881db7c35a6a5" ], "author": { "name": "dineshannayya", "email": "dinesh.annayya@gmail.com", "time": "Sun Sep 04 21:59:38 2022 +0530" }, "committer": { "name": "dineshannayya", "email": "dinesh.annayya@gmail.com", "time": "Sun Sep 04 21:59:38 2022 +0530" }, "message": "system strap design update\n", "tree_diff": [ { "type": "modify", "old_id": "8b10c8b336b3c18f4d9db52f1a560fb6c2078c0b", "old_mode": 33188, "old_path": "sta/sdc/caravel.sdc", "new_id": "b4df7129abcb190ab0dd7e619fbbafed2546a558", "new_mode": 33188, "new_path": "sta/sdc/caravel.sdc" }, { "type": "modify", "old_id": "27654a34870fae1bdba7d7beb79d5cd4d276da71", "old_mode": 33188, "old_path": "verilog/dv/Makefile", "new_id": "e5717ba993ff0852f9cbfc6fe0e5b9698728feb7", "new_mode": 33188, "new_path": "verilog/dv/Makefile" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8ce81ef749a14f927a9a031cb9739092c262e7b2", "new_mode": 33188, "new_path": "verilog/dv/agents/caravel_task.sv" }, { "type": "modify", "old_id": "2b12d644c482b38baa89cfd0babda532b2ed5573", "old_mode": 33188, "old_path": "verilog/dv/agents/uart_agent.v", "new_id": "5ca1813457864eddf511398005a133ef55866444", "new_mode": 33188, "new_path": "verilog/dv/agents/uart_agent.v" }, { "type": "modify", "old_id": "f0a1a7d4e326261fc5974128a756eccfecec04b2", "old_mode": 33188, "old_path": "verilog/dv/agents/uart_master_tasks.sv", "new_id": "cd0af94cecf52e39e50cd9dd777a114574e29a9c", "new_mode": 33188, "new_path": "verilog/dv/agents/uart_master_tasks.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "47bfbabe267e877a638b06280d21a4af4e44f309", "new_mode": 33188, "new_path": "verilog/dv/agents/user_tasks.sv" }, { "type": "modify", "old_id": "dad099c1a11338ea31edd92d411a32b52a42b6d5", "old_mode": 33188, "old_path": "verilog/dv/arduino_arrays/Makefile", "new_id": "0e61c0172c13455424e83f01eac1ce69d095b341", "new_mode": 33188, "new_path": "verilog/dv/arduino_arrays/Makefile" }, { "type": "modify", "old_id": "3d4772116032cdcf1f6dde122e054d598bc95fa2", "old_mode": 33188, "old_path": "verilog/dv/arduino_arrays/arduino_arrays_tb.v", "new_id": "8f8b4ae397995289e0eddd0ce1252269546ca8e0", "new_mode": 33188, "new_path": "verilog/dv/arduino_arrays/arduino_arrays_tb.v" }, { "type": "modify", "old_id": "30b4cfe33d4d1bc68e2a54a7cf1feb9e511c039a", "old_mode": 33188, "old_path": "verilog/dv/arduino_ascii_table/Makefile", "new_id": "38987f6f70cf03802f76cbb395e3db954c519e82", "new_mode": 33188, "new_path": "verilog/dv/arduino_ascii_table/Makefile" }, { "type": "modify", "old_id": "b6c4c4c52b2504b000d40e2ceac50f0773d00558", "old_mode": 33188, "old_path": "verilog/dv/arduino_ascii_table/arduino_ascii_table_tb.v", "new_id": "09278167afd8694de165218c68c7533ce209785c", "new_mode": 33188, "new_path": "verilog/dv/arduino_ascii_table/arduino_ascii_table_tb.v" }, { "type": "modify", "old_id": "9293db4790cdedc6ec3b1f869019e67889f1bb16", "old_mode": 33188, "old_path": "verilog/dv/arduino_character_analysis/Makefile", "new_id": "b50000ce471386b3d70981d6aa7e07e2d68d82d9", "new_mode": 33188, "new_path": "verilog/dv/arduino_character_analysis/Makefile" }, { "type": "modify", "old_id": "46490b250bebee0f4742a6ef46393e581c556f82", "old_mode": 33188, "old_path": "verilog/dv/arduino_character_analysis/arduino_character_analysis_tb.v", "new_id": "699f433d8646d69e7079936669be027385bf2c08", "new_mode": 33188, "new_path": "verilog/dv/arduino_character_analysis/arduino_character_analysis_tb.v" }, { "type": "modify", "old_id": "7168229a35046bf67b17a4c8663b69e6cd3a6490", "old_mode": 33188, "old_path": "verilog/dv/arduino_digital_port_control/Makefile", "new_id": "7d035ecccd6aea9e9c9002182201622f5d5664dd", "new_mode": 33188, "new_path": "verilog/dv/arduino_digital_port_control/Makefile" }, { "type": "modify", "old_id": "d4dd6f5ccdb6b93df190f966c1aeb5c276a6ee7b", "old_mode": 33188, "old_path": "verilog/dv/arduino_digital_port_control/arduino_digital_port_control.ino.cpp", "new_id": "ba6c2956101d19d0609a5b93e132de310fe2b433", "new_mode": 33188, "new_path": "verilog/dv/arduino_digital_port_control/arduino_digital_port_control.ino.cpp" }, { "type": "modify", "old_id": "b205431dacacaa7908549221482bb65bdcd953e9", "old_mode": 33188, "old_path": "verilog/dv/arduino_digital_port_control/arduino_digital_port_control_tb.v", "new_id": "e91855deb646f8ed2c022d7b3c24325949b66828", "new_mode": 33188, "new_path": "verilog/dv/arduino_digital_port_control/arduino_digital_port_control_tb.v" }, { "type": "modify", "old_id": "0bf70cfe0bbb25d56fc2c0f9c8b722acfc1a925f", "old_mode": 33188, "old_path": "verilog/dv/arduino_gpio_intr/Makefile", "new_id": "0912a65263f8a7b13edc505493bb6fb795bb27f3", "new_mode": 33188, "new_path": "verilog/dv/arduino_gpio_intr/Makefile" }, { "type": "modify", "old_id": "6e509dc00e3c970282e6ea0327479b1d49c13ea1", "old_mode": 33188, "old_path": "verilog/dv/arduino_gpio_intr/arduino_gpio_intr_tb.v", "new_id": "608d1209a42c42d44fc27529378c632b26ebdd3d", "new_mode": 33188, "new_path": "verilog/dv/arduino_gpio_intr/arduino_gpio_intr_tb.v" }, { "type": "modify", "old_id": "497a39e3ddb7d6f2a6733766663e869d168f6dbb", "old_mode": 33188, "old_path": "verilog/dv/arduino_hello_world/Makefile", "new_id": "06f06451e465da2e4db0b8aa639f7f72e6b52fc8", "new_mode": 33188, "new_path": "verilog/dv/arduino_hello_world/Makefile" }, { "type": "modify", "old_id": "43cfed0cd382f73dfeac5e6eb25cb8563e246ef5", "old_mode": 33188, "old_path": "verilog/dv/arduino_hello_world/arduino_hello_world_tb.v", "new_id": "8fc236c06ca5d35c86067f95960e5dec72631c87", "new_mode": 33188, "new_path": "verilog/dv/arduino_hello_world/arduino_hello_world_tb.v" }, { "type": "modify", "old_id": "7688c67cc5242a9f33f7d939a46c95620e3cd6b9", "old_mode": 33188, "old_path": "verilog/dv/arduino_i2c_scaner/Makefile", "new_id": "06dc4bd78d41c7140ceeecc75d1853f2526f5b55", "new_mode": 33188, "new_path": "verilog/dv/arduino_i2c_scaner/Makefile" }, { "type": "modify", "old_id": "71a8371546d88239006b2ba49a5c757e01c32e9d", "old_mode": 33188, "old_path": "verilog/dv/arduino_i2c_scaner/arduino_i2c_scaner_tb.v", "new_id": "6cb6a4d7299d0d2599f1e1ed47b0c139a7f96236", "new_mode": 33188, "new_path": "verilog/dv/arduino_i2c_scaner/arduino_i2c_scaner_tb.v" }, { "type": "modify", "old_id": "8c362aad4cd2bd06e751bbe154bddbe424c0b047", "old_mode": 33188, "old_path": "verilog/dv/arduino_i2c_wr_rd/Makefile", "new_id": "b8685138e256956f28e712ddcb7fc4ce00484f14", "new_mode": 33188, "new_path": "verilog/dv/arduino_i2c_wr_rd/Makefile" }, { "type": "modify", "old_id": "8d3965e9b36b7a33e6e12fa26c84d50bc8db74ef", "old_mode": 33188, "old_path": "verilog/dv/arduino_i2c_wr_rd/arduino_i2c_wr_rd_tb.v", "new_id": "ee7124a28fd5a7d3010bd17b7520329ae844ba2c", "new_mode": 33188, "new_path": "verilog/dv/arduino_i2c_wr_rd/arduino_i2c_wr_rd_tb.v" }, { "type": "modify", "old_id": "8c1fa0112e6a96a3a9426077af436969d0393d4d", "old_mode": 33188, "old_path": "verilog/dv/arduino_multi_serial/Makefile", "new_id": "d0899fdf90fdf50998e2f28102e904e6d94918d3", "new_mode": 33188, "new_path": "verilog/dv/arduino_multi_serial/Makefile" }, { "type": "modify", "old_id": "5dfd94e9d2ac2a4d738c13102c8dafac770c152f", "old_mode": 33188, "old_path": "verilog/dv/arduino_multi_serial/arduino_multi_serial_tb.v", "new_id": "8cfeed9c0d0a88d3cd0c1108daf9c2e7d4e5fa7a", "new_mode": 33188, "new_path": "verilog/dv/arduino_multi_serial/arduino_multi_serial_tb.v" }, { "type": "modify", "old_id": "5c074b3974f416cc60b75138ce6f06878c9cec6d", "old_mode": 33188, "old_path": "verilog/dv/arduino_risc_boot/Makefile", "new_id": "68dd9fc64f8ee06ba5ae9eccf5bccee9dd4e4b9d", "new_mode": 33188, "new_path": "verilog/dv/arduino_risc_boot/Makefile" }, { "type": "modify", "old_id": "bb933b7846ecdeba1bc959f4033558d05df13cb6", "old_mode": 33188, "old_path": "verilog/dv/arduino_risc_boot/arduino_risc_boot_tb.v", "new_id": "eb4d0d0c867147f115f36bb17dbbfa2fe99497a5", "new_mode": 33188, "new_path": "verilog/dv/arduino_risc_boot/arduino_risc_boot_tb.v" }, { "type": "modify", "old_id": "78fc16e7d725764d1a9a6fcd81f8f0d5c61b2fb1", "old_mode": 33188, "old_path": "verilog/dv/arduino_string/Makefile", "new_id": "bf750df434af72f993d0181cd94f52c802500c3f", "new_mode": 33188, "new_path": "verilog/dv/arduino_string/Makefile" }, { "type": "modify", "old_id": "3b23622f81f81c5470fff91582362a6e8f04c28b", "old_mode": 33188, "old_path": "verilog/dv/arduino_string/arduino_string_tb.v", "new_id": "f57b93f7a7180ad2c2b10fc5d8a7401b0eb7b764", "new_mode": 33188, "new_path": "verilog/dv/arduino_string/arduino_string_tb.v" }, { "type": "modify", "old_id": "2533931dd21347bc3472adb30159c2b8806c592c", "old_mode": 33188, "old_path": "verilog/dv/arduino_switchCase2/Makefile", "new_id": "6470aefccc856dcb8eb655f27eb74338e0e101f6", "new_mode": 33188, "new_path": "verilog/dv/arduino_switchCase2/Makefile" }, { "type": "modify", "old_id": "70592dfc4d9e46852d4778dfece0492d70144307", "old_mode": 33188, "old_path": "verilog/dv/arduino_switchCase2/arduino_switchCase2_tb.v", "new_id": "8a3a7d83791f60acb006ab7935f2abd7f066056c", "new_mode": 33188, "new_path": "verilog/dv/arduino_switchCase2/arduino_switchCase2_tb.v" }, { "type": "modify", "old_id": "aa946e0e99c3f3e5395189b7ca755d268efd18b4", "old_mode": 33188, "old_path": "verilog/dv/arduino_timer_intr/Makefile", "new_id": "4a23ffa7cda587d309486f935f7ebfc66c31a0a3", "new_mode": 33188, "new_path": "verilog/dv/arduino_timer_intr/Makefile" }, { "type": "modify", "old_id": "d59053a1c5838289fee1af57ebfab3afffc1b8e0", "old_mode": 33188, "old_path": "verilog/dv/arduino_timer_intr/arduino_timer_intr.ino.cpp", "new_id": "5c6104bc2a27fc2a1912b7712a243bfb89e8f4f5", "new_mode": 33188, "new_path": "verilog/dv/arduino_timer_intr/arduino_timer_intr.ino.cpp" }, { "type": "modify", "old_id": "5e423d55745410af9adf9ee6480665a035cdc9cb", "old_mode": 33188, "old_path": "verilog/dv/arduino_timer_intr/arduino_timer_intr_tb.v", "new_id": "4107a971c5c3231dca63cd2cfe225c447b90fb2f", "new_mode": 33188, "new_path": "verilog/dv/arduino_timer_intr/arduino_timer_intr_tb.v" }, { "type": "modify", "old_id": "8d88be53b05d49878fa6d3921b79dd77af338d96", "old_mode": 33188, "old_path": "verilog/dv/arduino_ws281x/Makefile", "new_id": "0a22bf86659e18cf33d96bf1d28e7c95db87fa7b", "new_mode": 33188, "new_path": "verilog/dv/arduino_ws281x/Makefile" }, { "type": "modify", "old_id": "2746a608ecb7ab8234d82cce79a0ad279ae50818", "old_mode": 33188, "old_path": "verilog/dv/arduino_ws281x/arduino_ws281x_tb.v", "new_id": "a6cc886a934791a9b8a47f4facb16a38fa622f43", "new_mode": 33188, "new_path": "verilog/dv/arduino_ws281x/arduino_ws281x_tb.v" }, { "type": "modify", "old_id": "cdb04f3e227631211fde48d605d109e85fcbfa55", "old_mode": 33188, "old_path": "verilog/dv/c_func/inc/ext_reg_map.h", "new_id": "c5a46c0d8cc3416e9130092ab4f69119dafe5b10", "new_mode": 33188, "new_path": "verilog/dv/c_func/inc/ext_reg_map.h" }, { "type": "modify", "old_id": "669499d0fbcaffa721b5a0e87854bb1d8511cfb4", "old_mode": 33188, "old_path": "verilog/dv/c_func/inc/int_reg_map.h", "new_id": "3e38aed5c7e95ed099113f7e61322c9aa8b8537e", "new_mode": 33188, "new_path": "verilog/dv/c_func/inc/int_reg_map.h" }, { "type": "modify", "old_id": "5b5dd057677b00948b02288291ad2141f0543108", "old_mode": 57344, "old_path": "verilog/dv/common/riscduino_board", "new_id": "ec9ef12933c2435d28bb91d4f653bfc99377f151", "new_mode": 57344, "new_path": "verilog/dv/common/riscduino_board" }, { "type": "modify", "old_id": "2601fc551f0b8af015021ca030fa42b89029f9f5", "old_mode": 33188, "old_path": "verilog/dv/risc_boot/Makefile", "new_id": "f9bb9f4ab4c77b9cc801afd815bd4dd490db433b", "new_mode": 33188, "new_path": "verilog/dv/risc_boot/Makefile" }, { "type": "modify", "old_id": "8ff48ff835ecc8ee6b104e55bad3255b01796bdb", "old_mode": 33188, "old_path": "verilog/dv/risc_boot/risc_boot.c", "new_id": "d7c3275522c9af326a6cd8feb326d027131ab136", "new_mode": 33188, "new_path": "verilog/dv/risc_boot/risc_boot.c" }, { "type": "modify", "old_id": "e9865d9f766e35f09f2215939e96517b099709cf", "old_mode": 33188, "old_path": "verilog/dv/risc_boot/risc_boot_tb.v", "new_id": "594f534043a0f65013b2dbbda3b0f125ce56eb40", "new_mode": 33188, "new_path": "verilog/dv/risc_boot/risc_boot_tb.v" }, { "type": "modify", "old_id": "29805f7de31aceda3dfa8fdd7b329171f7a324b4", "old_mode": 33188, "old_path": "verilog/dv/risc_boot/user_uart.c", "new_id": "b19a157cbf7bf85806cbe8b252e7188a028f646d", "new_mode": 33188, "new_path": "verilog/dv/risc_boot/user_uart.c" }, { "type": "modify", "old_id": "3ec839e43965bb9a319fb39fcae715162fba513b", "old_mode": 33188, "old_path": "verilog/dv/uart_master/Makefile", "new_id": "12331ba9ff2bf77ddbfb10dc4244f42c6614656b", "new_mode": 33188, "new_path": "verilog/dv/uart_master/Makefile" }, { "type": "modify", "old_id": "46d6e9773e7074ddc6586e36847ca8ec89b18d29", "old_mode": 33188, "old_path": "verilog/dv/uart_master/uart_master.c", "new_id": "e1a4bf048b685aebbc669714a1ed6021ed508ece", "new_mode": 33188, "new_path": "verilog/dv/uart_master/uart_master.c" }, { "type": "modify", "old_id": "f49daab2b893ab8c14eb22f4df28b0ccbc7740f1", "old_mode": 33188, "old_path": "verilog/dv/uart_master/uart_master_tb.v", "new_id": "ea30b91b2d61e26d37e0fb76260da2e8f80fbf74", "new_mode": 33188, "new_path": "verilog/dv/uart_master/uart_master_tb.v" }, { "type": "modify", "old_id": "3a0b08398bd78bb98546ed2c356a02d7689bb90c", "old_mode": 33188, "old_path": "verilog/dv/user_basic/user_basic_tb.v", "new_id": "3317eab9fdffa23dbed0a28cc867f2e155c95b36", "new_mode": 33188, "new_path": "verilog/dv/user_basic/user_basic_tb.v" }, { "type": "modify", "old_id": "c5090eef9f31ee73901616eba33439d90127d4d3", "old_mode": 33188, "old_path": "verilog/dv/user_gpio/Makefile", "new_id": "28bcc52b6b7d5761d09df82095d2be64c3819d72", "new_mode": 33188, "new_path": "verilog/dv/user_gpio/Makefile" }, { "type": "modify", "old_id": "490a3a58e6158cd88aa6584b0725776050225f41", "old_mode": 33188, "old_path": "verilog/dv/user_gpio/user_gpio_tb.v", "new_id": "a0ab607c4d59593e6a549e7f2291af5c0896aef7", "new_mode": 33188, "new_path": "verilog/dv/user_gpio/user_gpio_tb.v" }, { "type": "modify", "old_id": "0814b1c90ff8550af167993f8fee92f7f3aa6555", "old_mode": 33188, "old_path": "verilog/dv/user_i2cm/user_i2cm_tb.v", "new_id": "a343366f24f7916667b9dafca7e51592f8292aad", "new_mode": 33188, "new_path": "verilog/dv/user_i2cm/user_i2cm_tb.v" }, { "type": "modify", "old_id": "584c4c2edd53c4f32021b3cf4aeeb1d5b669c5be", "old_mode": 33188, "old_path": "verilog/dv/user_pwm/user_pwm_tb.v", "new_id": "32b5b69a6ac8281a64fb4e7bec3690e198856844", "new_mode": 33188, "new_path": "verilog/dv/user_pwm/user_pwm_tb.v" }, { "type": "modify", "old_id": "89b05bdbff84f2d8f251fa694574cc51a13f9248", "old_mode": 33188, "old_path": "verilog/dv/user_qspi/user_qspi_tb.v", "new_id": "e4785b19b7f38ee15183d35e208da733283f243b", "new_mode": 33188, "new_path": "verilog/dv/user_qspi/user_qspi_tb.v" }, { "type": "modify", "old_id": "0417a18473eed59539c8da8d37e6150f3f68bc07", "old_mode": 33188, "old_path": "verilog/dv/user_risc_boot/Makefile", "new_id": "d83adcca499c701e107adf192e287f074b5ecc95", "new_mode": 33188, "new_path": "verilog/dv/user_risc_boot/Makefile" }, { "type": "modify", "old_id": "c14c9a7f692fc169008414ed6082339c1bf7788d", "old_mode": 33188, "old_path": "verilog/dv/user_risc_boot/user_risc_boot.c", "new_id": "923dba7e3759d55a3ffc2a47a5f244201b12be53", "new_mode": 33188, "new_path": "verilog/dv/user_risc_boot/user_risc_boot.c" }, { "type": "modify", "old_id": "79c705b6aa605dc5e59b872e623b5a22e3a694c2", "old_mode": 33188, "old_path": "verilog/dv/user_risc_boot/user_risc_boot_tb.v", "new_id": "fee4a6d24743bd650c8d84d8368d1ea24e0fdb5a", "new_mode": 33188, "new_path": "verilog/dv/user_risc_boot/user_risc_boot_tb.v" }, { "type": "modify", "old_id": "0bbca8ce8d5e84e13e3dd5811206e6c620a364d5", "old_mode": 33188, "old_path": "verilog/dv/user_spi_isp/user_spi_isp_tb.v", "new_id": "7d78ef29f46fd36c7a07a7f983bd04d0c23a210e", "new_mode": 33188, "new_path": "verilog/dv/user_spi_isp/user_spi_isp_tb.v" }, { "type": "modify", "old_id": "eee28cae41a89c0be8972d83f4137ea015f8b341", "old_mode": 33188, "old_path": "verilog/dv/user_sspi/user_sspi_tb.v", "new_id": "11f2901cbfeb4cafa5348b77ec1fc78f2ee08058", "new_mode": 33188, "new_path": "verilog/dv/user_sspi/user_sspi_tb.v" }, { "type": "modify", "old_id": "35c2e057934af7f5b641d066eafefb82d6e8ea04", "old_mode": 33188, "old_path": "verilog/dv/user_timer/user_timer_tb.v", "new_id": "d39122d54fc4d35e800d937b36a9d943c5f8bf5a", "new_mode": 33188, "new_path": "verilog/dv/user_timer/user_timer_tb.v" }, { "type": "modify", "old_id": "1ca5cd8bb3a16f41455e54e1293ee756ad788ca9", "old_mode": 33188, "old_path": "verilog/dv/user_uart/Makefile", "new_id": "fc9b113e6ffd7b839c060f6a0307d287761f060e", "new_mode": 33188, "new_path": "verilog/dv/user_uart/Makefile" }, { "type": "modify", "old_id": "4a828788f896ba6c9cd45d7a24dc3e687b1dba97", "old_mode": 33188, "old_path": "verilog/dv/user_uart/user_uart.c", "new_id": "b19a157cbf7bf85806cbe8b252e7188a028f646d", "new_mode": 33188, "new_path": "verilog/dv/user_uart/user_uart.c" }, { "type": "modify", "old_id": "009661714012632fb5759177502554737d118615", "old_mode": 33188, "old_path": "verilog/dv/user_uart/user_uart_tb.v", "new_id": "8aa66ca35f7cc00580ad2d5440717909dd31d912", "new_mode": 33188, "new_path": "verilog/dv/user_uart/user_uart_tb.v" }, { "type": "modify", "old_id": "c6bc3585d4986f319634ffd230a1da85f1ac1a37", "old_mode": 33188, "old_path": "verilog/dv/user_uart1/Makefile", "new_id": "280fed2c1fd6c02edcccfd8ac6a89ead58ccf7be", "new_mode": 33188, "new_path": "verilog/dv/user_uart1/Makefile" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e6800629f7438c93bc414165b062f5d951fabd64", "new_mode": 33188, "new_path": "verilog/dv/user_uart1/user_uart1.c" }, { "type": "modify", "old_id": "6a2d3c523c54ffd558170e4a7ec3fbc71d362941", "old_mode": 33188, "old_path": "verilog/dv/user_uart1/user_uart1_tb.v", "new_id": "8559565a15d6c26816fd71c4a586d3506ab2225f", "new_mode": 33188, "new_path": "verilog/dv/user_uart1/user_uart1_tb.v" }, { "type": "modify", "old_id": "95f20490301e7d160d430a497f805ced688e70f1", "old_mode": 33188, "old_path": "verilog/dv/user_uart_master/user_uart_master_tb.v", "new_id": "2d909f44a9abca0ee0e7732ca5a962955ae104e1", "new_mode": 33188, "new_path": "verilog/dv/user_uart_master/user_uart_master_tb.v" }, { "type": "modify", "old_id": "778156e34bb604df7e70d9842bc12e7abcf6c179", "old_mode": 33188, "old_path": "verilog/dv/user_usb/user_usb_tb.v", "new_id": "b63b948605200c9c3513d348baf466441a7ec525", "new_mode": 33188, "new_path": "verilog/dv/user_usb/user_usb_tb.v" }, { "type": "modify", "old_id": "ef2d0a129778293c5c5f76890af17ff084c60426", "old_mode": 33188, "old_path": "verilog/dv/wb_port/wb_port.c", "new_id": "303eb20d86ee2d4da585185d607c30623b924875", "new_mode": 33188, "new_path": "verilog/dv/wb_port/wb_port.c" }, { "type": "modify", "old_id": "ef76a58cadc0be2e55eaad90b5aefceb98cf02ae", "old_mode": 33188, "old_path": "verilog/includes/includes.gl.caravel_user_project", "new_id": "6a450c2d9992fd0cc798d6f9e325de10c930227e", "new_mode": 33188, "new_path": "verilog/includes/includes.gl.caravel_user_project" }, { "type": "modify", "old_id": "d58f2aa32250e7a180622990a3cf38936bf0bc85", "old_mode": 33188, "old_path": "verilog/includes/includes.rtl.caravel_user_project", "new_id": "2f418585f5c2bfbe11e599ca45ac9bd410d40dd4", "new_mode": 33188, "new_path": "verilog/includes/includes.rtl.caravel_user_project" }, { "type": "modify", "old_id": "f5400d8ab49b7cf99ab5822610b81134e2922aea", "old_mode": 33188, "old_path": "verilog/rtl/digital_pll/src/digital_pll.v", "new_id": "a4f189bf336b9c5718a760432f346fc12c2cdf51", "new_mode": 33188, "new_path": "verilog/rtl/digital_pll/src/digital_pll.v" }, { "type": "modify", "old_id": "002b51eb88daca1ea3b17eda77c248a638a22a2f", "old_mode": 33261, "old_path": "verilog/rtl/i2cm/src/core/i2cm_byte_ctrl.v", "new_id": "e50d66bf1df31877ac0e9002089cad058a8474f8", "new_mode": 33261, "new_path": "verilog/rtl/i2cm/src/core/i2cm_byte_ctrl.v" }, { "type": "modify", "old_id": "3b32db90f5876df170cce709927c9dcddccf80e2", "old_mode": 33261, "old_path": "verilog/rtl/i2cm/src/core/i2cm_top.v", "new_id": "2fea5339401a79e51e595ebd5ddc453373b6d005", "new_mode": 33261, "new_path": "verilog/rtl/i2cm/src/core/i2cm_top.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d4731b7bc9d9e633932abcc33ad25598dc8ffb8f", "new_mode": 33188, "new_path": "verilog/rtl/lib/clk_div8.v" }, { "type": "modify", "old_id": "bd34f119eb07b96e930576550099868054a82c7b", "old_mode": 33188, "old_path": "verilog/rtl/lib/ctech_cells.sv", "new_id": "26e5cbbab2c5667baecede50a2e4eda07ce7f619", "new_mode": 33188, "new_path": "verilog/rtl/lib/ctech_cells.sv" }, { "type": "modify", "old_id": "b9a093ec49ec582015d258523d810b4b4e0233d5", "old_mode": 33261, "old_path": "verilog/rtl/lib/registers.v", "new_id": "ef5d3569f99f52cba2db1aa73973c6525ef4641e", "new_mode": 33261, "new_path": "verilog/rtl/lib/registers.v" }, { "type": "modify", "old_id": "125bc293631f6f87b9af92605afcf80b348af97e", "old_mode": 33188, "old_path": "verilog/rtl/pinmux/src/glbl_reg.sv", "new_id": "4069ff2882d6990ca8962f4a1efba44f9df15ca4", "new_mode": 33188, "new_path": "verilog/rtl/pinmux/src/glbl_reg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "cca7d0bed591de50bd5212b571ac195f70551e7d", "new_mode": 33188, "new_path": "verilog/rtl/pinmux/src/glbl_rst_reg.sv" }, { "type": "modify", "old_id": "caed827853aabf52e06b4763769fda47f27db09c", "old_mode": 33261, "old_path": "verilog/rtl/pinmux/src/pinmux.sv", "new_id": "f8143ed0da7dd7fdea346ce67fbaeb3ce4643421", "new_mode": 33261, "new_path": "verilog/rtl/pinmux/src/pinmux.sv" }, { "type": "modify", "old_id": "76386882cc96ac476ed6cb2fa451440a186f9c13", "old_mode": 33261, "old_path": "verilog/rtl/pinmux/src/pinmux_top.sv", "new_id": "d253eea844fdf333a81ec991a6c7f32e9fa3e542", "new_mode": 33261, "new_path": "verilog/rtl/pinmux/src/pinmux_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "643a6de28afc3b4c83d220c275a9806db39ddbd8", "new_mode": 33188, "new_path": "verilog/rtl/pinmux/src/strap_ctrl.sv" }, { "type": "modify", "old_id": "2b430972382634b9c68282b1aa124e817ecd8a5b", "old_mode": 33188, "old_path": "verilog/rtl/pinmux/src/ws281x_reg.sv", "new_id": "31f25c16e047f924115d7870c0b059f6f4d6fa31", "new_mode": 33188, "new_path": "verilog/rtl/pinmux/src/ws281x_reg.sv" }, { "type": "modify", "old_id": "a0489678ea50bc9ac8af4951edf085c881234691", "old_mode": 33188, "old_path": "verilog/rtl/pinmux/src/ws281x_top.sv", "new_id": "6ab06fa53fac399612d65324f96a84c28771d01d", "new_mode": 33188, "new_path": "verilog/rtl/pinmux/src/ws281x_top.sv" }, { "type": "modify", "old_id": "201a6047f18db8ec792d948a52327b070013ab53", "old_mode": 57344, "old_path": "verilog/rtl/qspim", "new_id": "ee4d23bb8a6edf84545f1aa0ba5db083d12440d7", "new_mode": 57344, "new_path": "verilog/rtl/qspim" }, { "type": "modify", "old_id": "58916e61945f31cae638fecf4589af1e6179e1aa", "old_mode": 33188, "old_path": "verilog/rtl/uart/src/uart_rxfsm.sv", "new_id": "7129b9c5a19d87c2bc7207ad480d9e7ccaa7f2c4", "new_mode": 33188, "new_path": "verilog/rtl/uart/src/uart_rxfsm.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1e2cb90796f672f2c5d0972c633164d67292615a", "new_mode": 33188, "new_path": "verilog/rtl/user_defines.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "76643387e1fff68fc8197ed008abc47c26d7cb8b", "new_mode": 33188, "new_path": "verilog/rtl/user_params.svh" }, { "type": "modify", "old_id": "882d9baefe5522b8811459c7135ee419eceb002c", "old_mode": 33188, "old_path": "verilog/rtl/user_project_wrapper.v", "new_id": "4d5ebb0816495b472b3a2861a4c384854b3d46fb", "new_mode": 33188, "new_path": "verilog/rtl/user_project_wrapper.v" }, { "type": "modify", "old_id": "53d8331f5310f142644ef757a92ea5999312d991", "old_mode": 33188, "old_path": "verilog/rtl/user_reg_map.v", "new_id": "80de782cb6681295c1e16dfe7927344a58e632d7", "new_mode": 33188, "new_path": "verilog/rtl/user_reg_map.v" }, { "type": "modify", "old_id": "d3d85ccc10c58cf78775848fe9f844a96b39ef86", "old_mode": 33188, "old_path": "verilog/rtl/wb_host/src/wb_host.sv", "new_id": "df3c656271e294ca32ce4b85945dbe0834690b71", "new_mode": 33188, "new_path": "verilog/rtl/wb_host/src/wb_host.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "23fd0158397e01736e71c55e6693f83a8b6cdcbd", "new_mode": 33188, "new_path": "verilog/rtl/wb_host/src/wb_reset_fsm.sv" }, { "type": "modify", "old_id": "7e348fcb9b1cd718a6568c83e002ec775e2cab47", "old_mode": 33188, "old_path": "verilog/rtl/wb_interconnect/src/wb_interconnect.sv", "new_id": "e595919789005311b2757a9f9b86012d09890daf", "new_mode": 33188, "new_path": "verilog/rtl/wb_interconnect/src/wb_interconnect.sv" } ] }