)]}'
{
  "commit": "0bb04901cf5c007e5ec901423eef5a8969f59e3a",
  "tree": "4ecfbef0cb81354df24e4c8c3c5f4cb318f6f36e",
  "parents": [
    "f5af5f0478c6aaedd6b502a22dd4d92c07b957b8"
  ],
  "author": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Sat Jun 04 18:21:56 2022 +0530"
  },
  "committer": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Sat Jun 04 18:21:56 2022 +0530"
  },
  "message": "MPW6 RTL and DV setup\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "ca64f10b681c0b6884c090be3399b90e299570b7",
      "old_mode": 33188,
      "old_path": "verilog/dv/Makefile",
      "new_id": "bc570feeccaa9be891fa033ddf6bb48c4d89bc03",
      "new_mode": 33188,
      "new_path": "verilog/dv/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e5508c663ecf335c921d189306438bc53d98ac7d",
      "new_mode": 33188,
      "new_path": "verilog/dv/firmware/common_bthread.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "dcadf07f72c99b3121e557c4b028bb42c188507e",
      "new_mode": 33188,
      "new_path": "verilog/dv/firmware/common_bthread.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8556c35ca0f601c1c97bf91d1090c68feb63f982",
      "new_mode": 33188,
      "new_path": "verilog/dv/firmware/common_misc.h"
    },
    {
      "type": "modify",
      "old_id": "3ed4d9b98e8969b3ab65085e12d6b3ad8b271adb",
      "old_mode": 33188,
      "old_path": "verilog/dv/risc_boot/Makefile",
      "new_id": "8d465115ab786541fb0fb9ab9a7b882c33c1b0ff",
      "new_mode": 33188,
      "new_path": "verilog/dv/risc_boot/Makefile"
    },
    {
      "type": "modify",
      "old_id": "7de544462645fbb70376aa7264db7775584f897a",
      "old_mode": 33188,
      "old_path": "verilog/dv/risc_boot/risc_boot.c",
      "new_id": "00d308d915f430a1940c0ee8580ecc5cd6624f36",
      "new_mode": 33188,
      "new_path": "verilog/dv/risc_boot/risc_boot.c"
    },
    {
      "type": "modify",
      "old_id": "e879f99f1dad09872a2264610c7744345ef2377c",
      "old_mode": 33188,
      "old_path": "verilog/dv/risc_boot/risc_boot_tb.v",
      "new_id": "e9865d9f766e35f09f2215939e96517b099709cf",
      "new_mode": 33188,
      "new_path": "verilog/dv/risc_boot/risc_boot_tb.v"
    },
    {
      "type": "modify",
      "old_id": "25c14a579338a012a2edfa1d51c53844edee9ef8",
      "old_mode": 33188,
      "old_path": "verilog/dv/riscv_regress/riscv_runtests.sv",
      "new_id": "0dca10540eb513633a6da5493c04670f18f0de88",
      "new_mode": 33188,
      "new_path": "verilog/dv/riscv_regress/riscv_runtests.sv"
    },
    {
      "type": "modify",
      "old_id": "fbd8e05abb2c3e24c7ec5037451db7ffb33548e0",
      "old_mode": 33261,
      "old_path": "verilog/dv/riscv_regress/run_iverilog",
      "new_id": "3fa6890fba440a1e37c3bb2f43221526079e4df3",
      "new_mode": 33261,
      "new_path": "verilog/dv/riscv_regress/run_iverilog"
    },
    {
      "type": "modify",
      "old_id": "518084fb60e3067e93a8b4bd7b960abc336e6d06",
      "old_mode": 33188,
      "old_path": "verilog/dv/riscv_regress/user_risc_regress_tb.v",
      "new_id": "b1a0b63cc35a3de627fe2ed0a47df21c39240e6c",
      "new_mode": 33188,
      "new_path": "verilog/dv/riscv_regress/user_risc_regress_tb.v"
    },
    {
      "type": "modify",
      "old_id": "a00533ad7fd64a2b3741eced9fafb06c46930e1c",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_basic/Makefile",
      "new_id": "c1ad8ae3d9e4a625fe667654828c723694364a83",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_basic/Makefile"
    },
    {
      "type": "modify",
      "old_id": "4aa572cfc9c1ac755d86df60d572fd0e8cc1cd0a",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_basic/user_basic_tb.v",
      "new_id": "1face2abd8bcde33b74b9d678cea4a1ffd179422",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_basic/user_basic_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b5202d8dca27f25efaa90cef46d4371516aba0dc",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_gpio/.user_timer_tb.v.swp"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c0724369df2e02092604af13f7637a694438af10",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_gpio/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a9e5944eacd8db6ebbe00e78ecefd8e7e9f79af4",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_gpio/user_gpio_tb.v"
    },
    {
      "type": "modify",
      "old_id": "edab8391af3a28bad9e143fd3e7bb88db7268c8d",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_i2cm/Makefile",
      "new_id": "f01c09d703aa9ddbe5f475eaf956cb3e42f6efef",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_i2cm/Makefile"
    },
    {
      "type": "modify",
      "old_id": "8bfde16caedbef82cf699a2e6df802c96f070755",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_i2cm/user_i2cm_tb.v",
      "new_id": "e0f8219df161cd0f876be453e79c804580fcdddb",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_i2cm/user_i2cm_tb.v"
    },
    {
      "type": "modify",
      "old_id": "03f0bccb895d232512cadaec276cd5df1c90e532",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_pwm/Makefile",
      "new_id": "c521c74fe58a58ba7fa89c05e1bf70379a7d73be",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_pwm/Makefile"
    },
    {
      "type": "modify",
      "old_id": "817a8c6978b2fc05a9159dccec2cef3b61b1116c",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_pwm/user_pwm_tb.v",
      "new_id": "e5222cc931c2c3977460a0fbdd7c3da09de598b6",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_pwm/user_pwm_tb.v"
    },
    {
      "type": "modify",
      "old_id": "9c375e6b0defcdf8ea82145d58dde91938b8c4a9",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_qspi/Makefile",
      "new_id": "6b87fce34f474bed7f7f4c0a3b19bb7b119de040",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_qspi/Makefile"
    },
    {
      "type": "modify",
      "old_id": "e8ba4eeb59d95e20ac221676e4c73823025565df",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_qspi/user_qspi_tb.v",
      "new_id": "4fd07e5c1adc8edb4ca49d07b63be28450519dde",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_qspi/user_qspi_tb.v"
    },
    {
      "type": "modify",
      "old_id": "14a0f1eccd6557a7da7c62e8c5bfb6206fd8ae48",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_risc_boot/Makefile",
      "new_id": "da70cabde7d4ff7932b5fa94d5b3c0f37d07d74f",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_risc_boot/Makefile"
    },
    {
      "type": "modify",
      "old_id": "fd2fda2e1e681b6b9170df310e95a9b357817b9f",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_risc_boot/user_risc_boot_tb.v",
      "new_id": "b26d78743919fd56ee83a0e6f8ce129795cdcc68",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_risc_boot/user_risc_boot_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "44f56abf6df89b717231dac014ace88ca4264ae9",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_sram_exec/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "62546a8152bdf9f48c0d2691c4d3d05f877589bb",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_sram_exec/user_sram_exec.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2aaad02ae4d37c8b03174fbbdaf9d63bf5eedb97",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_sram_exec/user_sram_exec_tb.v"
    },
    {
      "type": "modify",
      "old_id": "eb764f0174e5287be9bd9eb699d63c9e65f834fc",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_sspi/Makefile",
      "new_id": "f16f2a794bb4b534ccc435ede82062f0b15c5081",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_sspi/Makefile"
    },
    {
      "type": "modify",
      "old_id": "e3d52f9ab4fda9b3cccb89726cc1a1dd93c52e26",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_sspi/user_sspi_tb.v",
      "new_id": "1e815422ceb2f2675fe30a7ab80158791b160a93",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_sspi/user_sspi_tb.v"
    },
    {
      "type": "modify",
      "old_id": "6d04ada5d8c7bd0a266c79f7409189e041a4a7cc",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_timer/Makefile",
      "new_id": "077652affaa6239b4d53b10ca65dcdbc14a3753b",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_timer/Makefile"
    },
    {
      "type": "modify",
      "old_id": "b40fd0fe143c387a9bb3d277a67545f5814bb930",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_timer/user_timer_tb.v",
      "new_id": "b27d655890db2b674253aa4db56c867ee5218c82",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_timer/user_timer_tb.v"
    },
    {
      "type": "modify",
      "old_id": "508b1dfd8d30e28013ba712827c9cdca8f72207d",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_uart/Makefile",
      "new_id": "0c7484880a13e3599f218bdf33f07288eb497bf3",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_uart/Makefile"
    },
    {
      "type": "modify",
      "old_id": "14f0c7f7f3bd65571a65e402b32773970a245ebc",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_uart/user_uart_tb.v",
      "new_id": "f59c3a8ac51d155b375da4431120c3ffc0643483",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_uart/user_uart_tb.v"
    },
    {
      "type": "modify",
      "old_id": "104d3586719d7841426f282e4141ccd5f84318c4",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_uart1/Makefile",
      "new_id": "7f299a14fc7420117fcc8b1b9fa998cd0dc504eb",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_uart1/Makefile"
    },
    {
      "type": "modify",
      "old_id": "47a540613d8ecd2d99413e29fcbff19387e16d79",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_uart1/user_uart1_tb.v",
      "new_id": "44587e4e898bea4e16d11a62b0a0c796dbed9f67",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_uart1/user_uart1_tb.v"
    },
    {
      "type": "modify",
      "old_id": "340954d3e32de81a99764478fdcc8742ccbf5cb8",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_uart_master/Makefile",
      "new_id": "c1eb60eb23673eb6222b0d1a76dee1a7d82d3717",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_uart_master/Makefile"
    },
    {
      "type": "modify",
      "old_id": "3f4f16e827756544ac69480a53403bac1397ac0f",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_uart_master/user_uart_master_tb.v",
      "new_id": "40d7b07e325ae58c736255fa1bcbaa07f956c56e",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_uart_master/user_uart_master_tb.v"
    },
    {
      "type": "modify",
      "old_id": "d6b53cd5ca984591076ad238a79f205194c26063",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_usb/Makefile",
      "new_id": "d8eee80837304858a028cb002fc575c921900199",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_usb/Makefile"
    },
    {
      "type": "modify",
      "old_id": "ff00f62afa9a217acdca797a9c27de19abf03508",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_usb/user_usb_tb.v",
      "new_id": "59749907d2ab44a585729467b158490b811178a5",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_usb/user_usb_tb.v"
    },
    {
      "type": "modify",
      "old_id": "b05a05f57a4229ed957e026ffd13b6e730ffad0c",
      "old_mode": 33188,
      "old_path": "verilog/dv/wb_port/Makefile",
      "new_id": "0a94555c49d6619a00489e4cfab0c4fd82866660",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_port/Makefile"
    },
    {
      "type": "modify",
      "old_id": "f148932e0e734fa460e739bf55e799414b0143e5",
      "old_mode": 33188,
      "old_path": "verilog/dv/wb_port/wb_port.c",
      "new_id": "c62661070542efb035f3df075904183b870aee58",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_port/wb_port.c"
    },
    {
      "type": "modify",
      "old_id": "fdbbf926a548984e9af0d4fcb5149ac303af09f0",
      "old_mode": 33188,
      "old_path": "verilog/dv/wb_port/wb_port_tb.v",
      "new_id": "ba2cae8183229ef65b869cbe75204d815c1a84ac",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_port/wb_port_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ef76a58cadc0be2e55eaad90b5aefceb98cf02ae",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.gl.caravel_user_project"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d82a5c231535b2ff7e553998c593397d9f16062e",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.gl.lib"
    },
    {
      "type": "modify",
      "old_id": "882391fa8d237934e66991b7ea7f6fc14ea83a67",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.rtl.caravel_user_project",
      "new_id": "5802940164c4b625f1e8d28c2a997ad1ff543d8d",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.rtl.caravel_user_project"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5045805de848e2366625de963089edc8f184c2c8",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.rtl.lib"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f5400d8ab49b7cf99ab5822610b81134e2922aea",
      "new_mode": 33188,
      "new_path": "verilog/rtl/digital_pll/src/digital_pll.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ae13d9d103a1f9f7675678812d3091f1071317fa",
      "new_mode": 33188,
      "new_path": "verilog/rtl/digital_pll/src/digital_pll_controller.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f20110e9d7dde63a5fecbd3298a5206d6b37d039",
      "new_mode": 33188,
      "new_path": "verilog/rtl/digital_pll/src/ring_osc2x13.v"
    },
    {
      "type": "modify",
      "old_id": "c9528dec99ea9aa3ada27a7e60fce30912e36acb",
      "old_mode": 33188,
      "old_path": "verilog/rtl/lib/ctech_cells.sv",
      "new_id": "bd34f119eb07b96e930576550099868054a82c7b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/lib/ctech_cells.sv"
    },
    {
      "type": "modify",
      "old_id": "78e63ae19f8cb96534dde3190bc2257662c3f2bf",
      "old_mode": 33261,
      "old_path": "verilog/rtl/pinmux/src/pinmux.sv",
      "new_id": "b9949c583d6956daddd22ec81b014f6eade71811",
      "new_mode": 33261,
      "new_path": "verilog/rtl/pinmux/src/pinmux.sv"
    },
    {
      "type": "modify",
      "old_id": "c6b33af4ab36575ad243dad46f41020de331c719",
      "old_mode": 33188,
      "old_path": "verilog/rtl/pinmux/src/pinmux_reg.sv",
      "new_id": "7bab960a92c43cc50cbd84fc1acc0d73f842e1b0",
      "new_mode": 33188,
      "new_path": "verilog/rtl/pinmux/src/pinmux_reg.sv"
    },
    {
      "type": "modify",
      "old_id": "d94013b0fd02e0a17333badbf6c584f17826bf50",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uart_i2c_usb_spi/src/uart_i2c_usb_spi.sv",
      "new_id": "42a8ceca27cd8f00b146f24a871938fd02f0fd48",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uart_i2c_usb_spi/src/uart_i2c_usb_spi.sv"
    },
    {
      "type": "modify",
      "old_id": "21ebfe2e5352a62263ecc8ed7695e43c0f3c3fc0",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uprj_netlists.v",
      "new_id": "400e4ad5477b412ce1952924aad6507777453f3a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uprj_netlists.v"
    },
    {
      "type": "modify",
      "old_id": "adffecb29577cc2e84dc705f110b3f7a0a38e643",
      "old_mode": 33188,
      "old_path": "verilog/rtl/usb1_host/src/core/usbh_core.sv",
      "new_id": "91073ccb441a261e9422923b6d2fa435e423e5a2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/usb1_host/src/core/usbh_core.sv"
    },
    {
      "type": "modify",
      "old_id": "0d046c0545bb2456c4c0a5b11e27e36595cd819d",
      "old_mode": 33188,
      "old_path": "verilog/rtl/usb1_host/src/core/usbh_sie.sv",
      "new_id": "39d10f9451d923701e548808b190af4c9613facd",
      "new_mode": 33188,
      "new_path": "verilog/rtl/usb1_host/src/core/usbh_sie.sv"
    },
    {
      "type": "modify",
      "old_id": "c7ac174c275d267abd828efd59a8b6831f251ea4",
      "old_mode": 33188,
      "old_path": "verilog/rtl/usb1_host/src/phy/usb_fs_phy.v",
      "new_id": "f83656dd9a1aa3711d84adb1af96b37ac8372dd5",
      "new_mode": 33188,
      "new_path": "verilog/rtl/usb1_host/src/phy/usb_fs_phy.v"
    },
    {
      "type": "modify",
      "old_id": "6ee0ff55ef4bed410fa437a38beb9b7313b4be28",
      "old_mode": 33188,
      "old_path": "verilog/rtl/usb1_host/src/top/usb1_host.sv",
      "new_id": "3d8f8dd1505312fb447b7bfdefc8c372fbfb1913",
      "new_mode": 33188,
      "new_path": "verilog/rtl/usb1_host/src/top/usb1_host.sv"
    },
    {
      "type": "modify",
      "old_id": "10cc6c4bb80d8daa79b9c52e485bc476d336c908",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "d022dad20127b1ecd78b856c5710c24f7022058d",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "dfe3a991996a9158bf1957eed3685929b964ce59",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_reg_map.v",
      "new_id": "22a25c0bc3bf0766211a31b28266601a23839fbb",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_reg_map.v"
    },
    {
      "type": "modify",
      "old_id": "a5738c8ad667606a2fc0f555c30a64d5ca7f77c8",
      "old_mode": 33188,
      "old_path": "verilog/rtl/wb_host/src/wb_host.sv",
      "new_id": "82567425226908aa77d293281418775bbf39dc7b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wb_host/src/wb_host.sv"
    }
  ]
}
