)]}'
{
  "commit": "75cebb146d29f4d263f490568a0cb7d78dee270f",
  "tree": "86349ea934bfd1d43a76c9171b17d6c05413f21f",
  "parents": [
    "c18df79f328fe588d7871115a4532494327a5b78"
  ],
  "author": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Thu May 26 18:36:42 2022 +0530"
  },
  "committer": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Thu May 26 18:36:42 2022 +0530"
  },
  "message": "Timing clean up\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "9e9c32aeadef7f72cb968a834fa83deb572f62d9",
      "old_mode": 33188,
      "old_path": "openlane/ycr_core_top/config.tcl",
      "new_id": "88549792d78ab2d77d19947ed5553df06f2b2345",
      "new_mode": 33188,
      "new_path": "openlane/ycr_core_top/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "5ac85e4ae0c25bccc8a95451cdd39c30e5a4875f",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.gl.caravel_user_project",
      "new_id": "2876d646131f03a1662b9d680af42c81e385a092",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.gl.caravel_user_project"
    },
    {
      "type": "modify",
      "old_id": "f28fced11842e0d38c8cb59b22738af069ad86cf",
      "old_mode": 33188,
      "old_path": "verilog/rtl/lib/ctech_cells.sv",
      "new_id": "ebbd617e8c43c696d4aad18c2f36eea7bf25399e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/lib/ctech_cells.sv"
    },
    {
      "type": "modify",
      "old_id": "c548af0aca4999d81d3a0168eee6a187b9fb060c",
      "old_mode": 57344,
      "old_path": "verilog/rtl/yifive/ycr2c",
      "new_id": "922b82e5227d3b9adcd41ca823f7c4011a1aa11e",
      "new_mode": 57344,
      "new_path": "verilog/rtl/yifive/ycr2c"
    }
  ]
}
