)]}'
{
  "commit": "0080c957d2e1e427570befcd390704c90b96009a",
  "tree": "479901618970315fec1f576a4e760a81fa656438",
  "parents": [
    "beb4da19751888e14e078e4ead6c0948c2243ab6"
  ],
  "author": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Fri Jul 08 22:49:12 2022 +0530"
  },
  "committer": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Fri Jul 08 22:49:12 2022 +0530"
  },
  "message": "spi cs config update to match with arduino requirement\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "9197bf1bb7c763bdece8b62baa104f5c976d180c",
      "old_mode": 33188,
      "old_path": "README.md",
      "new_id": "5f73675809f213e1d7ac46ba471b8311c6b7afd3",
      "new_mode": 33188,
      "new_path": "README.md"
    },
    {
      "type": "modify",
      "old_id": "9645d1264e65d22728c780109ae1a284e79f25f8",
      "old_mode": 33188,
      "old_path": "signoff/user_project_wrapper/final_summary_report.csv",
      "new_id": "c469d16f4b96b0717c4c3d828903bcbb75afc649",
      "new_mode": 33188,
      "new_path": "signoff/user_project_wrapper/final_summary_report.csv"
    },
    {
      "type": "modify",
      "old_id": "02e432692afce501805ed3fecc7623dfdd7ecbc7",
      "old_mode": 33188,
      "old_path": "sta/sdc/caravel.sdc",
      "new_id": "950b6571d47b3c0d88dad3bfea15783d7d31a441",
      "new_mode": 33188,
      "new_path": "sta/sdc/caravel.sdc"
    },
    {
      "type": "modify",
      "old_id": "3d18ba5a3dd8677d1698cacc6ddf7a6b3c373ebb",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_aes/user_aes_tb.v",
      "new_id": "3c4601411abc597d0e389dfa74549a7076953012",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_aes/user_aes_tb.v"
    },
    {
      "type": "modify",
      "old_id": "b1e5ba9da9fa2c3c27a7e20cb810d7b39c8f3aaf",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_basic/user_basic_tb.v",
      "new_id": "1d2a3726523ea53bcbe5f61a4bffb55779d3b624",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_basic/user_basic_tb.v"
    },
    {
      "type": "modify",
      "old_id": "e0f8219df161cd0f876be453e79c804580fcdddb",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_i2cm/user_i2cm_tb.v",
      "new_id": "e41e0d204fc2f3067910add3d00849c08ad572df",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_i2cm/user_i2cm_tb.v"
    },
    {
      "type": "modify",
      "old_id": "1e815422ceb2f2675fe30a7ab80158791b160a93",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_sspi/user_sspi_tb.v",
      "new_id": "c8e3f5c32ee18cc56067b23c4257befce8c07c2b",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_sspi/user_sspi_tb.v"
    },
    {
      "type": "modify",
      "old_id": "b9949c583d6956daddd22ec81b014f6eade71811",
      "old_mode": 33261,
      "old_path": "verilog/rtl/pinmux/src/pinmux.sv",
      "new_id": "2f1ba44456b37203f0fd5321a241ab6af9105bad",
      "new_mode": 33261,
      "new_path": "verilog/rtl/pinmux/src/pinmux.sv"
    },
    {
      "type": "modify",
      "old_id": "d4e056c4d5dcab60ecd8271763ee72084d4fb3ad",
      "old_mode": 33188,
      "old_path": "verilog/rtl/pinmux/src/pinmux_reg.sv",
      "new_id": "8ad8bd2730cd64f1a5feb31271107c4452165741",
      "new_mode": 33188,
      "new_path": "verilog/rtl/pinmux/src/pinmux_reg.sv"
    },
    {
      "type": "modify",
      "old_id": "bf93048924297ee42d547b6dae7f7431cf36a3d3",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "16297b2e0e7bfcc6b89248fe84f187303989d624",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}