)]}'
{
  "commit": "a95eb9d000e4ab1c9cc4b0225a76b1fc94c23f34",
  "tree": "2ec75d792cc53e804131eb74f746e86aa2bcba77",
  "parents": [
    "3f2d7c3ed02a001d422a868cac7f187b4566a7f4"
  ],
  "author": {
    "name": "abdullahyildiz",
    "email": "abdullahyildiz@github.com",
    "time": "Tue Nov 22 14:13:22 2022 +0300"
  },
  "committer": {
    "name": "abdullahyildiz",
    "email": "abdullahyildiz@github.com",
    "time": "Tue Nov 22 14:13:22 2022 +0300"
  },
  "message": "Update RTL design files\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "26081e98ecdd98ac1a677c29dfbd5fb0dbc4ee53",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "e803d4f01939d68b7689c0bf1c56716c9a9c90c3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_example.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a14bbc5250f4f0b73ed4fd4146bda1dd9db14878",
      "new_mode": 33188,
      "new_path": "verilog/rtl/yonga_can_controller.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7e19b32402adbbebac7540c0964697888938e303",
      "new_mode": 33188,
      "new_path": "verilog/rtl/yonga_can_packetizer.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f807780b5ca773174f0697a777b8b788ccbb6640",
      "new_mode": 33188,
      "new_path": "verilog/rtl/yonga_can_pulse_gen.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b22d945256f4f26ebb9444c2c43f5679bfd0ef93",
      "new_mode": 33188,
      "new_path": "verilog/rtl/yonga_can_top.v"
    }
  ]
}