)]}'
{
  "commit": "91afc6bca9068eca2069261fbc849a7386d4dc50",
  "tree": "4cbfb5543286074c165a975202fab98431af5950",
  "parents": [
    "c3dc14d19a1036fa8a600cb07bb47387d429eda8"
  ],
  "author": {
    "name": "Anton Blanchard",
    "email": "anton@linux.ibm.com",
    "time": "Thu Nov 24 21:12:33 2022 +1100"
  },
  "committer": {
    "name": "Anton Blanchard",
    "email": "anton@ozlabs.org",
    "time": "Thu Nov 24 21:12:33 2022 +1100"
  },
  "message": "Update sim tests to match how caravel now does them\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "440c3ce9ad25a0edc028331356bf10dc9ef88dea",
      "old_mode": 33188,
      "old_path": "verilog/dv/microwatt/jtag/jtag_tb.v",
      "new_id": "4e6317534a98736f179ac0f794974a976a0e0a54",
      "new_mode": 33188,
      "new_path": "verilog/dv/microwatt/jtag/jtag_tb.v"
    },
    {
      "type": "modify",
      "old_id": "5ada6737e6e3a563c40cad65c07703297ff09db7",
      "old_mode": 33188,
      "old_path": "verilog/dv/microwatt/make.env",
      "new_id": "eae0f2b8344e1e85791f93391370c13b501a36ac",
      "new_mode": 33188,
      "new_path": "verilog/dv/microwatt/make.env"
    },
    {
      "type": "modify",
      "old_id": "3d179552e1111b555b90dfa000152166f66a57f8",
      "old_mode": 33188,
      "old_path": "verilog/dv/microwatt/make.rules",
      "new_id": "ec00c93c4c0921d259820ef1424ef12ee9a43ea6",
      "new_mode": 33188,
      "new_path": "verilog/dv/microwatt/make.rules"
    },
    {
      "type": "modify",
      "old_id": "99929ce98e8da01d45bebc08960806fdd3ac2cd4",
      "old_mode": 33188,
      "old_path": "verilog/dv/microwatt/memory_test/memory_test_tb.v",
      "new_id": "c73f81278b0dc90de44dc9091b3c4da2047481cd",
      "new_mode": 33188,
      "new_path": "verilog/dv/microwatt/memory_test/memory_test_tb.v"
    },
    {
      "type": "modify",
      "old_id": "9fdfebf07ff85b5d35f45e7228f42f9eee75b8f5",
      "old_mode": 33188,
      "old_path": "verilog/dv/microwatt/minimal/minimal_tb.v",
      "new_id": "d00f86f652de616aff102203e4b96a0c24eb9aa6",
      "new_mode": 33188,
      "new_path": "verilog/dv/microwatt/minimal/minimal_tb.v"
    },
    {
      "type": "modify",
      "old_id": "2e72a5ac8e735651743e85b8d76c4094b75dd154",
      "old_mode": 33188,
      "old_path": "verilog/dv/microwatt/multiply/multiply_tb.v",
      "new_id": "7249897010c376b7154957bdfde5f80fa7d61d42",
      "new_mode": 33188,
      "new_path": "verilog/dv/microwatt/multiply/multiply_tb.v"
    },
    {
      "type": "delete",
      "old_id": "ad9b8f9da0b27ed2b2d8964ad5530ad6cf0d97cc",
      "old_mode": 33188,
      "old_path": "verilog/dv/microwatt/multiply/tbuart_modified.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "51f647ebc6841265768c6306283e9f5ed7bb8b46",
      "old_mode": 33188,
      "old_path": "verilog/dv/microwatt/simplebus_micropython/simplebus_micropython_tb.v",
      "new_id": "48fad3910806245d202cc567601958ebb36b5c93",
      "new_mode": 33188,
      "new_path": "verilog/dv/microwatt/simplebus_micropython/simplebus_micropython_tb.v"
    },
    {
      "type": "delete",
      "old_id": "ad9b8f9da0b27ed2b2d8964ad5530ad6cf0d97cc",
      "old_mode": 33188,
      "old_path": "verilog/dv/microwatt/simplebus_micropython/tbuart_modified.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "8045e0a40c11b66dbf7d85d01b6680e34accd691",
      "old_mode": 33188,
      "old_path": "verilog/dv/microwatt/simplebus_minimal/simplebus_minimal_tb.v",
      "new_id": "6e646b084f49a1b819ea6b8ec600772cf5d6d5a9",
      "new_mode": 33188,
      "new_path": "verilog/dv/microwatt/simplebus_minimal/simplebus_minimal_tb.v"
    },
    {
      "type": "modify",
      "old_id": "20cdbbb9126cfaf2f5e79b12cd389d6f168591e9",
      "old_mode": 33188,
      "old_path": "verilog/dv/microwatt/spi_flash/spi_flash_tb.v",
      "new_id": "904e9e75ec4d092e66384f2b197030d43df4be63",
      "new_mode": 33188,
      "new_path": "verilog/dv/microwatt/spi_flash/spi_flash_tb.v"
    },
    {
      "type": "delete",
      "old_id": "ad9b8f9da0b27ed2b2d8964ad5530ad6cf0d97cc",
      "old_mode": 33188,
      "old_path": "verilog/dv/microwatt/spi_flash/tbuart_modified.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "f39e3c59c5fb734cf92623f37d87aac18daaa104",
      "old_mode": 33188,
      "old_path": "verilog/dv/microwatt/uart/uart_tb.v",
      "new_id": "b67f8fb426dfec552b998a99b3a3e26c71cf2ff3",
      "new_mode": 33188,
      "new_path": "verilog/dv/microwatt/uart/uart_tb.v"
    },
    {
      "type": "rename",
      "old_id": "9cfb8504f8c6dc2ed0aa6a418b9019e3d198b569",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Microwatt_FP_DFFRFile.v",
      "new_id": "9cfb8504f8c6dc2ed0aa6a418b9019e3d198b569",
      "new_mode": 33188,
      "new_path": "verilog/dv/vip/Microwatt_FP_DFFRFile.v",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "9ecb90b8182f0f02ad05784cc4614439008e7d6e",
      "old_mode": 33188,
      "old_path": "verilog/rtl/RAM32_1RW1R.v",
      "new_id": "9ecb90b8182f0f02ad05784cc4614439008e7d6e",
      "new_mode": 33188,
      "new_path": "verilog/dv/vip/RAM32_1RW1R.v",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "4b5a3afa60b695cc092f32be4e24267516da340b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/RAM512.v",
      "new_id": "4b5a3afa60b695cc092f32be4e24267516da340b",
      "new_mode": 33188,
      "new_path": "verilog/dv/vip/RAM512.v",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "6bffb9ac09d9323fb18e3de1b71d1a67b091e30d",
      "old_mode": 33188,
      "old_path": "verilog/rtl/multiply_add_64x64.v",
      "new_id": "6bffb9ac09d9323fb18e3de1b71d1a67b091e30d",
      "new_mode": 33188,
      "new_path": "verilog/dv/vip/multiply_add_64x64.v",
      "score": 100
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "fcff00a04b1e6a9d707448998c8821aab9e61a17",
      "new_mode": 33188,
      "new_path": "verilog/dv/vip/spiflash_microwatt.v"
    },
    {
      "type": "rename",
      "old_id": "ad9b8f9da0b27ed2b2d8964ad5530ad6cf0d97cc",
      "old_mode": 33188,
      "old_path": "verilog/dv/microwatt/memory_test/tbuart_modified.v",
      "new_id": "ef9bb85d67e1cad3bb1b9ec8b59f86a334f9c7ed",
      "new_mode": 33188,
      "new_path": "verilog/dv/vip/tbuart_microwatt.v",
      "score": 97
    },
    {
      "type": "modify",
      "old_id": "f5047d52774d0d49a9ac85bccdd4058aa01916bf",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.gl.caravel_user_project",
      "new_id": "0ce90cc3631a8d3d033c781f0d45e7aa10fa5dbd",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.gl.caravel_user_project"
    },
    {
      "type": "modify",
      "old_id": "31ab09bb353fc0b5677a44beee6b8cdf6c51e6e7",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.rtl.caravel_user_project",
      "new_id": "5b6b7aed269f22ef230cc2ecf74f90c35c01f0a1",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.rtl.caravel_user_project"
    },
    {
      "type": "modify",
      "old_id": "eab3507706f65f880e4aa640f007b15a582f5a57",
      "old_mode": 33188,
      "old_path": "verilog/rtl/microwatt.v",
      "new_id": "5e6352f63196eecf77d2327bedf352f1cb02df48",
      "new_mode": 33188,
      "new_path": "verilog/rtl/microwatt.v"
    },
    {
      "type": "modify",
      "old_id": "44c29367c37ee7b06c55fe6d0799980bbaefd746",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uart_receiver.v",
      "new_id": "8c6f1283fb0a00202331ce67bab5d38042a2309d",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uart_receiver.v"
    },
    {
      "type": "modify",
      "old_id": "931632c47647daa82bf7204e5d5ee74acde62908",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uart_regs.v",
      "new_id": "b0773a52947314593036e0cf4d95c4b4db1f56e7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uart_regs.v"
    },
    {
      "type": "modify",
      "old_id": "59a29b9306da5cad7856ce01009a4738f5c6ef25",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uart_rfifo.v",
      "new_id": "213f99db39cdce9c035f6ea53c5f515e42a398a3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uart_rfifo.v"
    },
    {
      "type": "modify",
      "old_id": "5b254cba35abaa79030f236045838bde72b0f9dd",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uart_tfifo.v",
      "new_id": "33d3ea07f3d9b3c7355f60041bca5e60e7a9e315",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uart_tfifo.v"
    },
    {
      "type": "modify",
      "old_id": "528f2f723754f17384d305981cd344bf62f03b1c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uart_top.v",
      "new_id": "45d1b8a23f014c70ad71a7d738f1dc88457be28a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uart_top.v"
    },
    {
      "type": "modify",
      "old_id": "e2e8cf3965feb1358fd032fc9fd8b2eb2c6cdb8f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uart_transmitter.v",
      "new_id": "0ccddaee683709b0d99d3facb95d77130e5a3da8",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uart_transmitter.v"
    },
    {
      "type": "modify",
      "old_id": "d537b700746281d27ef3700a6c569ef5f9401eaa",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uart_wb.v",
      "new_id": "719f3605b0185434d4113b5f9a2925d7f12d629f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uart_wb.v"
    },
    {
      "type": "delete",
      "old_id": "821e7480e759ce09ede1fb6ef28bafcb414f0f58",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uprj_netlists.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "26081e98ecdd98ac1a677c29dfbd5fb0dbc4ee53",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    }
  ]
}