)]}'
{
  "commit": "e4008da1c96b97da60d547881785467dce3c6c8e",
  "tree": "90e48f8387023a5e380f5bc9177c91bd666eed4b",
  "parents": [
    "f1045ab5d4fe35696908a0ab0d68b6832018a89d"
  ],
  "author": {
    "name": "matt venn",
    "email": "matt@mattvenn.net",
    "time": "Fri Aug 26 14:45:31 2022 +0200"
  },
  "committer": {
    "name": "matt venn",
    "email": "matt@mattvenn.net",
    "time": "Fri Aug 26 14:45:31 2022 +0200"
  },
  "message": "wip\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "742dd0916509c5140e12b98eb90fb54f999b77bf",
      "old_mode": 33261,
      "old_path": "configure.py",
      "new_id": "63a36c205d93073b4b8b3914f86beda65b946511",
      "new_mode": 33261,
      "new_path": "configure.py"
    },
    {
      "type": "modify",
      "old_id": "46863076e386bd9b2ebb8377d08bb85f680f2412",
      "old_mode": 33188,
      "old_path": "verilog/dv/scan_controller/Makefile",
      "new_id": "2350a6b4b54c7d63ff17405ffcc1817edb9943a2",
      "new_mode": 33188,
      "new_path": "verilog/dv/scan_controller/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "387d96df315f1f19d2d7bccce4801bb91023bdc0",
      "new_mode": 33188,
      "new_path": "verilog/dv/scan_controller/test_scan_controller.gtkw"
    },
    {
      "type": "modify",
      "old_id": "a2d55ed57773adfe53cc9e209e62d3542183da08",
      "old_mode": 33188,
      "old_path": "verilog/dv/scan_controller/test_scan_controller.py",
      "new_id": "2bbba678cf3728a6c871fe73d54bb06270eff376",
      "new_mode": 33188,
      "new_path": "verilog/dv/scan_controller/test_scan_controller.py"
    },
    {
      "type": "modify",
      "old_id": "b7d67c25746445764edca0c4a6007716167a86d8",
      "old_mode": 33188,
      "old_path": "verilog/dv/scan_controller/test_scan_controller_tb.v",
      "new_id": "5befe1e528dceea83799059078787f28555e67c1",
      "new_mode": 33188,
      "new_path": "verilog/dv/scan_controller/test_scan_controller_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "fb6db626216d1d77a616a424d78a054f934e34ad",
      "new_mode": 33188,
      "new_path": "verilog/rtl/cells.v"
    }
  ]
}