)]}'
{
  "commit": "2ab5ee8627dfd29dc7e59eb5245d311a871a3462",
  "tree": "faf769122339107a8ea9d610edc06c676a9bc374",
  "parents": [
    "6a7d136d74817bb02ddae98ce59e1c0e1fd61691"
  ],
  "author": {
    "name": "matt venn",
    "email": "matt@mattvenn.net",
    "time": "Fri Aug 26 22:45:34 2022 +0200"
  },
  "committer": {
    "name": "matt venn",
    "email": "matt@mattvenn.net",
    "time": "Fri Aug 26 22:45:34 2022 +0200"
  },
  "message": "wip clock divider\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "6a51051253c96c2747e60a3ddc1f260c6017b6f0",
      "old_mode": 33261,
      "old_path": "configure.py",
      "new_id": "e3a64afa4272a41e795d3361d670ee7a869b7712",
      "new_mode": 33261,
      "new_path": "configure.py"
    },
    {
      "type": "modify",
      "old_id": "13e729c263b6fd2a7441d4767c8a4d00c004c899",
      "old_mode": 33188,
      "old_path": "verilog/dv/scan_controller/test_scan_controller.gtkw",
      "new_id": "ccd59a3398a998fa8568c762a8be7acd31de752e",
      "new_mode": 33188,
      "new_path": "verilog/dv/scan_controller/test_scan_controller.gtkw"
    },
    {
      "type": "modify",
      "old_id": "a53f6249bfdcbeebe6a7c4340a32c6d8137bd6ab",
      "old_mode": 33188,
      "old_path": "verilog/dv/scan_controller/test_scan_controller.py",
      "new_id": "5efb4ed7b8426cb14b84f47f83ecc97bf6177622",
      "new_mode": 33188,
      "new_path": "verilog/dv/scan_controller/test_scan_controller.py"
    },
    {
      "type": "modify",
      "old_id": "4e4e15c55cb082a8456f3f6a9e09700d5274fd78",
      "old_mode": 33188,
      "old_path": "verilog/dv/scan_controller/test_scan_controller_tb.v",
      "new_id": "4a38ee6f870bdc31434b87a6e10686fdaa8f6507",
      "new_mode": 33188,
      "new_path": "verilog/dv/scan_controller/test_scan_controller_tb.v"
    },
    {
      "type": "modify",
      "old_id": "79e0552afd482aedac1c020dc5ec43755fa3124b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/scan_controller/scan_controller.v",
      "new_id": "8da0b9e7a9c7208c7ebab7c3103c4ba50c25ae77",
      "new_mode": 33188,
      "new_path": "verilog/rtl/scan_controller/scan_controller.v"
    },
    {
      "type": "modify",
      "old_id": "8b85f71eeb8bfc4f782966c09e63af45371692f0",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "531c18596b4f8f26f224d7ebf2833e29c691cfdc",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}