)]}'
{
  "commit": "a194d0e9b5e7ba770762009efa68d6a57a594aaf",
  "tree": "d7b1dff6950735d70fc1a48b562a674478234d4c",
  "parents": [
    "e20bfbc621a920ef56036eb4123f2f6415e0936f"
  ],
  "author": {
    "name": "Ang Li",
    "email": "angl@princeton.edu",
    "time": "Fri May 20 17:01:41 2022 -0400"
  },
  "committer": {
    "name": "Ang Li",
    "email": "angl@princeton.edu",
    "time": "Fri May 20 17:01:41 2022 -0400"
  },
  "message": "[RTL] PRGA fullsim\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "791749c3ad667d349f3cca5ce9c2fea7b6b136a3",
      "new_mode": 33188,
      "new_path": "verilog/dv/prga/bitgen.out"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "771af8d47466cee4c0fea7bd9e5cd8dba6b8f998",
      "new_mode": 33188,
      "new_path": "verilog/dv/prga/prga_bitstream_loader.v"
    },
    {
      "type": "modify",
      "old_id": "9f7e95d275186f9afe2b28916328e22578f5e8bf",
      "old_mode": 33188,
      "old_path": "verilog/dv/prga/prga_tb.v",
      "new_id": "735ee1c565e2ca3438be2742ec2f9ef701714768",
      "new_mode": 33188,
      "new_path": "verilog/dv/prga/prga_tb.v"
    }
  ]
}