)]}'
{
  "commit": "3b6e854aff581ca234555adcfcc330d31adc2c1c",
  "tree": "741eda9c8dae2939c6179922721e80ebeb1db0d7",
  "parents": [
    "26983d25e13f133ec497493bf310eaad3c93fc17"
  ],
  "author": {
    "name": "getziadz",
    "email": "getziadz@pm.me",
    "time": "Thu May 19 12:55:34 2022 -0400"
  },
  "committer": {
    "name": "getziadz",
    "email": "getziadz@pm.me",
    "time": "Thu May 19 12:55:34 2022 -0400"
  },
  "message": "Initial FPGA testbench\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478",
      "new_mode": 33188,
      "new_path": "verilog/dv/prga/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c316f0ddda0159cb2f0c16162493bbec5f59a4aa",
      "new_mode": 33188,
      "new_path": "verilog/dv/prga/prga.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ca03e76a45f6f27fccf1ead4e9d01c4984480871",
      "new_mode": 33188,
      "new_path": "verilog/dv/prga/prga_tb.v"
    },
    {
      "type": "modify",
      "old_id": "31ab09bb353fc0b5677a44beee6b8cdf6c51e6e7",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.rtl.caravel_user_project",
      "new_id": "29e120f87cc7fc0519224f0cba7d255bb52376a6",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.rtl.caravel_user_project"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "547d7888dd43aa0cb61b1ea2ef6a43edbfafc5df",
      "new_mode": 33188,
      "new_path": "verilog/rtl/tile_clb.pickled.reduced.v"
    }
  ]
}