)]}'
{
  "commit": "e67733d9dad02a604a86c3bd632276924c667ca7",
  "tree": "62133655fa5507bc2689dbf1177e349bc81b1849",
  "parents": [
    "753ef0cd8a5bdb8bb80694f19d73b5e8a15b4934"
  ],
  "author": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Sat May 28 23:55:20 2022 +0100"
  },
  "committer": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Sat May 28 23:55:20 2022 +0100"
  },
  "message": "Added CSR registers to core. These include the basic counters and status registers.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "f9e86c2aa639eea4d922101384d5461c188ff211",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.rtl.caravel_user_project",
      "new_id": "00517225a87b1d82d436c1da93b33307801bfbf2",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.rtl.caravel_user_project"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0e714d9340bbdb84d0202dcd53aa9f52202d58c3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/CSR/CSR.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "973c0791cc66a0d4224abf75cfa755837a1c01a9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/CSR/CSR_ConfigurationRegister.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e69de29bb2d1d6434b8b29ae775ad8c2e48c5391",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/CSR/CSR_DataRegister.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a09e2cef2a605c4afe96263b80cd54cede5b427a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/CSR/CSR_ReadRegister.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "fba2a8915d829a2d6f042cc8c78af8bcd64abbd4",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/CSR/CSR_TimerRegister.v"
    },
    {
      "type": "modify",
      "old_id": "80c12e1170971331124e6be60e6393160243d92f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ExperiarCore/ExperiarCore_top.v",
      "new_id": "12ea0d44fc7261343ad4db941a6e8a501b6dc56e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/ExperiarCore_top.v"
    },
    {
      "type": "modify",
      "old_id": "397a732db2a4f40857d6b7af849bc1c721fce321",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ExperiarCore/RV32ICore.v",
      "new_id": "9df8d126c48b640276e9c30aaad4e78f58a646ea",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/RV32ICore.v"
    }
  ]
}