)]}'
{
  "commit": "b2e455b426cb28d1dac18fce053cbe8bb2999c41",
  "tree": "cccb379f022c3c6503d757eb6579cdddf9588b58",
  "parents": [
    "2746c447db94bba40a29927255a48363bd0952fb"
  ],
  "author": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Thu May 26 00:31:14 2022 +0100"
  },
  "committer": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Thu May 26 00:31:14 2022 +0100"
  },
  "message": "Added video device simulation test, and new VGA state register which contains synchronisation signals. Also fixed some issues with register addresses, and the VGA signal generation. The video test doesn\u0027t currently validate that the correct pixels are displayed, but it does test the synchronisation times.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "28fabc97b893797a59cfb3309291753cc2cb1d54",
      "old_mode": 33188,
      "old_path": "README.md",
      "new_id": "139646a92a4b0c2e03444a4f222d070faf03fcc5",
      "new_mode": 33188,
      "new_path": "README.md"
    },
    {
      "type": "modify",
      "old_id": "04d821606d715a0180a0a3424cf2e0f0a60dcdbf",
      "old_mode": 33188,
      "old_path": "docs/Design/MemoryMap.txt",
      "new_id": "81fff28af7ab38c16d09256ff9216e9002f75c5c",
      "new_mode": 33188,
      "new_path": "docs/Design/MemoryMap.txt"
    },
    {
      "type": "modify",
      "old_id": "2c08de1f5480bf528068ecd6c5989f8a81c06b2d",
      "old_mode": 33188,
      "old_path": "verilog/dv/corePC/corePC_tb.v",
      "new_id": "86ed378b325d745dc19cafcb1d411786b18769c4",
      "new_mode": 33188,
      "new_path": "verilog/dv/corePC/corePC_tb.v"
    },
    {
      "type": "modify",
      "old_id": "67679c65dc069ee8aa81e224a41b72a45833d0ec",
      "old_mode": 33188,
      "old_path": "verilog/dv/peripheralsGPIO/peripheralsGPIO_tb.v",
      "new_id": "317341d2caf7eae344a4e57854a866e954036225",
      "new_mode": 33188,
      "new_path": "verilog/dv/peripheralsGPIO/peripheralsGPIO_tb.v"
    },
    {
      "type": "modify",
      "old_id": "e02fa63951d06a26a30d6cc9f1bfe50188cf2328",
      "old_mode": 33188,
      "old_path": "verilog/dv/peripheralsUART/peripheralsUART_tb.v",
      "new_id": "489f174bb2b7063eb13bdd0f992144d2ccd08a4a",
      "new_mode": 33188,
      "new_path": "verilog/dv/peripheralsUART/peripheralsUART_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478",
      "new_mode": 33188,
      "new_path": "verilog/dv/video/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3e09c5e6977b37dfe9274f1cf2e9d30334bea64d",
      "new_mode": 33188,
      "new_path": "verilog/dv/video/video.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "427642d003a6b72206c9ad2d3a81b30b26e0571f",
      "new_mode": 33188,
      "new_path": "verilog/dv/video/video_tb.v"
    },
    {
      "type": "modify",
      "old_id": "18e43c4476239a9611ed28f5237a7bf3eba714bc",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Video/VGA_top.v",
      "new_id": "d41ce5a38f18e6a82a6b9acdeb91281be2b5a45b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Video/VGA_top.v"
    },
    {
      "type": "modify",
      "old_id": "c0deb3eeda6c1ede3c6406959b9a9f2241444176",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Video/VideoMemory_top.v",
      "new_id": "beb76afb4198f54383a830b59b964737b7249aec",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Video/VideoMemory_top.v"
    },
    {
      "type": "modify",
      "old_id": "bed22e259cf996807c9d8a64a6956e4ec129f943",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Video/Video_top.v",
      "new_id": "b2cdb4b90262555dc646caba58ca550af2cfe523",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Video/Video_top.v"
    }
  ]
}