)]}'
{
  "commit": "a4827b322c80b1c40ddb4e969a1f58c7d30aa254",
  "tree": "70ffcf21c880981268dd6d465d4a6c0c83606ca4",
  "parents": [
    "e78d21187306967e0eaef7a1f77970daf925a0d0"
  ],
  "author": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Thu Jun 02 12:54:49 2022 +0100"
  },
  "committer": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Thu Jun 02 12:54:49 2022 +0100"
  },
  "message": "Added trap handling to core.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "81fff28af7ab38c16d09256ff9216e9002f75c5c",
      "old_mode": 33188,
      "old_path": "docs/Design/MemoryMap.txt",
      "new_id": "aa237f4b0feb30aad76f758d6d7bf3c675978a4f",
      "new_mode": 33188,
      "new_path": "docs/Design/MemoryMap.txt"
    },
    {
      "type": "modify",
      "old_id": "2e9a0b1a98de86a9f050bc2d5c1b15aa0fac928a",
      "old_mode": 33188,
      "old_path": "verilog/dv/coreArch/Makefile",
      "new_id": "0d2b4a811fa43752a3bb4bf7909e37b6c2b13bab",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreArch/Makefile"
    },
    {
      "type": "modify",
      "old_id": "db77d9b997bdef5021d36d0f69c7026f68ac7880",
      "old_mode": 33188,
      "old_path": "verilog/dv/coreArch/coreArch_tb.v",
      "new_id": "c83f4aaac07fb44529860592a9d0e1612b69fa34",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreArch/coreArch_tb.v"
    },
    {
      "type": "modify",
      "old_id": "c985fd49260387f62417d984c00caad484a920a8",
      "old_mode": 33188,
      "old_path": "verilog/dv/coreArch/riscof/ExperiarSoC/ExperiarSoC_isa.yaml",
      "new_id": "432e02d90f7211b65aba23e20debed239c5fb469",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreArch/riscof/ExperiarSoC/ExperiarSoC_isa.yaml"
    },
    {
      "type": "modify",
      "old_id": "a55076ee06faf751c7d7ce2524b0656f9c9eb41f",
      "old_mode": 33188,
      "old_path": "verilog/dv/coreArch/riscof/ExperiarSoC/env/model_test.h",
      "new_id": "d7be8588c0de41a1dcabf2966fff355a37efa2f2",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreArch/riscof/ExperiarSoC/env/model_test.h"
    },
    {
      "type": "modify",
      "old_id": "eb7f1776490b1b57d2127aa9e2f32677191de808",
      "old_mode": 33188,
      "old_path": "verilog/dv/coreArch/runArchTest.py",
      "new_id": "0046f5ae8dcdf0c8953ac5add3b3bc293304d878",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreArch/runArchTest.py"
    },
    {
      "type": "modify",
      "old_id": "66bdffb0eb29740e81ad6df0b2208300626e4c00",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.rtl.caravel_user_project",
      "new_id": "5a9380f84f3335e4b8c3dc50587e1eeb40148cfa",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.rtl.caravel_user_project"
    },
    {
      "type": "modify",
      "old_id": "0e714d9340bbdb84d0202dcd53aa9f52202d58c3",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ExperiarCore/CSR/CSR.v",
      "new_id": "3003313b3da10ab155f416ec1f75dcfda3d12428",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/CSR/CSR.v"
    },
    {
      "type": "modify",
      "old_id": "973c0791cc66a0d4224abf75cfa755837a1c01a9",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ExperiarCore/CSR/CSR_ConfigurationRegister.v",
      "new_id": "8b77762979132a297ca8961ce0334c740650913f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/CSR/CSR_ConfigurationRegister.v"
    },
    {
      "type": "modify",
      "old_id": "e69de29bb2d1d6434b8b29ae775ad8c2e48c5391",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ExperiarCore/CSR/CSR_DataRegister.v",
      "new_id": "8cfce0be66a5cac628bee3ed7246327fe9354186",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/CSR/CSR_DataRegister.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b116d6cac3b17c86e0c91d2147b83133e0a839e5",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/CSR/Traps/Traps.v"
    },
    {
      "type": "modify",
      "old_id": "4130065be5a06db03cef1b38785904713b241a8f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ExperiarCore/CoreManagement.v",
      "new_id": "6b1748b6f1799690a22afc8b3bd3b62d419c36a8",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/CoreManagement.v"
    },
    {
      "type": "modify",
      "old_id": "12ea0d44fc7261343ad4db941a6e8a501b6dc56e",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ExperiarCore/ExperiarCore_top.v",
      "new_id": "aaa6519fff9c0f71c7c3816448885a08278625e9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/ExperiarCore_top.v"
    },
    {
      "type": "modify",
      "old_id": "4017da8dbea658fc584402818bec67ddf71aeb03",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ExperiarCore/RV32ICore.v",
      "new_id": "3fb2c65bfeac3f690a3571757441f6ac35d972ae",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/RV32ICore.v"
    },
    {
      "type": "modify",
      "old_id": "1521abcac6ae76ba34f5921231b7c67dcd04225f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ExperiarSoC/ExperiarSoC_top.v",
      "new_id": "ff06ba01e6c9c0e74c19d1420826e6aaa27a5b94",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarSoC/ExperiarSoC_top.v"
    }
  ]
}