)]}'
{
  "commit": "9811238b3beea263dfd6abb65023158658692df4",
  "tree": "56ad7a1739dec871141bcba2b5716c87ff8a8e92",
  "parents": [
    "1d03f86829184c53e870b707cc0816d16e10b807"
  ],
  "author": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Sat Jun 04 01:00:22 2022 +0100"
  },
  "committer": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Sat Jun 04 01:00:22 2022 +0100"
  },
  "message": "Added SPI test.\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478",
      "new_mode": 33188,
      "new_path": "verilog/dv/peripheralsSPI/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "cf20f1fc346fe5a8561f1f7a1c4956e3e580287f",
      "new_mode": 33188,
      "new_path": "verilog/dv/peripheralsSPI/peripheralsSPI.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7ab770f10a797ea4f8a2442565cae21e5a28c072",
      "new_mode": 33188,
      "new_path": "verilog/dv/peripheralsSPI/peripheralsSPI_tb.v"
    }
  ]
}