)]}'
{
  "commit": "9714d8cd7dafbf6dfd01785ea8d4d8abf8967dc4",
  "tree": "6eb81274d5c1ce0f5329e4a5846444562a95744a",
  "parents": [
    "65d4228e581503f5e01f31feb53d4e4f8d2490cb"
  ],
  "author": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Sat Jun 04 23:29:16 2022 +0100"
  },
  "committer": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Sat Jun 04 23:29:16 2022 +0100"
  },
  "message": "Added buffers to data registers.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "e9f2d576f09180aba22805b377be829c7bdc2109",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ExperiarCore/CSR/Traps/Traps.v",
      "new_id": "db277ebeb2c80573fb1cce2856552b76a089f74f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/CSR/Traps/Traps.v"
    },
    {
      "type": "modify",
      "old_id": "efcf3c0c1bfc15bb6fd5d1ccd02bb55d15b7ac77",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ExperiarCore/CoreManagement.v",
      "new_id": "2ec866499e79120d73b7b45c0cdf5ae695c3aece",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/CoreManagement.v"
    },
    {
      "type": "modify",
      "old_id": "9de1143cd408cbff918f91bb40d3ea425d8b2836",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Flash/QSPIDevice.v",
      "new_id": "f1e3d7f45cab06920e5e732c8028c2d3d1f1a40b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Flash/QSPIDevice.v"
    },
    {
      "type": "modify",
      "old_id": "948445ef941f20756f55145dfbdc46d79f23054f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/GPIO/GPIODevice.v",
      "new_id": "45674039a1ae4f3ba8f235e66e9723890a3310ba",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/GPIO/GPIODevice.v"
    },
    {
      "type": "modify",
      "old_id": "d20a219c992f6132bf6da2b2489b43cfd5bd47e7",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/PWM/PWMDevice.v",
      "new_id": "1facc9e04bb4dae861a21a3ec35fc1a95b4c8f34",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/PWM/PWMDevice.v"
    },
    {
      "type": "modify",
      "old_id": "07cf361300e815bc124e63817e322524fdfdd14b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/UART/UARTDevice.v",
      "new_id": "3503765743198131dff6474857d026b25fe0b95b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/UART/UARTDevice.v"
    },
    {
      "type": "modify",
      "old_id": "0dd3a62032205fb388eb3bfe6ea27fa8f9d28989",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Video/VGA_top.v",
      "new_id": "9190e8b58ab9eac6bbcd250a0c8de71662595363",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Video/VGA_top.v"
    }
  ]
}