)]}'
{
  "commit": "7d855dbac26e72e816268065c671fe8ba1515494",
  "tree": "d831ff61fd3569f006b9bd387fea6d427675cdfe",
  "parents": [
    "bf7d214b34df057ff951bf452f9275a89f3f7c8e"
  ],
  "author": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Sun May 29 21:48:08 2022 +0100"
  },
  "committer": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Sun May 29 21:48:08 2022 +0100"
  },
  "message": "Added core architecture simulation. Currently this will only work locally with some other applications installed. Already used this to fix AUIPC instruction not actually adding the program counter,\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2e9a0b1a98de86a9f050bc2d5c1b15aa0fac928a",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreArch/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "db77d9b997bdef5021d36d0f69c7026f68ac7880",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreArch/coreArch_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c985fd49260387f62417d984c00caad484a920a8",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreArch/riscof/ExperiarSoC/ExperiarSoC_isa.yaml"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "885001991471c3573e65cc3e3c82725982595005",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreArch/riscof/ExperiarSoC/ExperiarSoC_platform.yaml"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5bd9fa3333cc10a5b6245a8757798734c521568a",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreArch/riscof/ExperiarSoC/env/link.ld"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a55076ee06faf751c7d7ce2524b0656f9c9eb41f",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreArch/riscof/ExperiarSoC/env/model_test.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1a5e4b9cfbdbf40e2ac3167c68dfcc37a8362aee",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreArch/riscof/ExperiarSoC/riscof_ExperiarSoC.py"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f63e8ebd2eed9b35c978465f967188c9836c3531",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreArch/riscof/config.ini"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0bfb5a62b4f6c2c8cb1a6a865bc2d4b36ebfa64e",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreArch/riscof/sail_cSim/__init__.py"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8ad95e049bedb9b8c3619ed3608028828425628a",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreArch/riscof/sail_cSim/env/link.ld"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3c86dd5f5369befbafa4d3da8abd59e0f82b97b8",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreArch/riscof/sail_cSim/env/model_test.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3ee86594f38dbecbceff317dcfe5a7ac1bc9f2e8",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreArch/riscof/sail_cSim/riscof_sail_cSim.py"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "eb7f1776490b1b57d2127aa9e2f32677191de808",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreArch/runArchTest.py"
    },
    {
      "type": "modify",
      "old_id": "95e8af226da4181570d07057ccd370ddde95bc0e",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.gl+sdf.caravel_user_project",
      "new_id": "7ca2c31eb7180e6270117008303cd5cdb7d240db",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.gl+sdf.caravel_user_project"
    },
    {
      "type": "modify",
      "old_id": "a0fd648d12b4edceed3447cf0eb057a8d14a54b2",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.gl.caravel_user_project",
      "new_id": "d11f58f5f3c45ee6a8b5718b078a49b08051d89b",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.gl.caravel_user_project"
    },
    {
      "type": "modify",
      "old_id": "00517225a87b1d82d436c1da93b33307801bfbf2",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.rtl.caravel_user_project",
      "new_id": "66bdffb0eb29740e81ad6df0b2208300626e4c00",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.rtl.caravel_user_project"
    },
    {
      "type": "modify",
      "old_id": "9df8d126c48b640276e9c30aaad4e78f58a646ea",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ExperiarCore/RV32ICore.v",
      "new_id": "371a75d7a2dcfb1d6b44656fea0f7a514f2ef93f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/RV32ICore.v"
    }
  ]
}