)]}'
{
  "commit": "6885aec7fd8d2bee17702a49d2807fb8d8960fea",
  "tree": "9345c96deba42559ad78a1101925e5f59e597862",
  "parents": [
    "bda2da0d3d466e7ec1aed354511219d1f0d13fe0"
  ],
  "author": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Fri May 27 00:16:57 2022 +0100"
  },
  "committer": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Fri May 27 00:16:57 2022 +0100"
  },
  "message": "Added memory test. This check that all regions of memory can be written to and read from, and that reading from unused parts of memory gives the correct value.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "cb1cd98ef4beafb29f1d61c872f9c27bbd3c9cea",
      "old_mode": 33188,
      "old_path": ".github/workflows/user_project_ci.yml",
      "new_id": "ab3b05a521b9248fb5c638f8f7490d5448f0f3ae",
      "new_mode": 33188,
      "new_path": ".github/workflows/user_project_ci.yml"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478",
      "new_mode": 33188,
      "new_path": "verilog/dv/memory/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f0e8dc2f1c6a072f245a604ba32a195b37bb400c",
      "new_mode": 33188,
      "new_path": "verilog/dv/memory/memory.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a55fcaae07f5c208ace84dffbc998847086e1862",
      "new_mode": 33188,
      "new_path": "verilog/dv/memory/memory_tb.v"
    }
  ]
}