)]}'
{
  "commit": "65d4228e581503f5e01f31feb53d4e4f8d2490cb",
  "tree": "615a7793ecccd6fc1cc893e1c6c78a4a82fc45d7",
  "parents": [
    "9811238b3beea263dfd6abb65023158658692df4"
  ],
  "author": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Sat Jun 04 19:08:44 2022 +0100"
  },
  "committer": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Sat Jun 04 19:08:44 2022 +0100"
  },
  "message": "Updated the SPI test to include a test of the inverted clock mode. Also fixed a number of problems with the SPI implementation and added a status register for determining if data is still being sent.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "e6bae20ae499ddecf8c06c546a0c16e51f87cbbf",
      "old_mode": 33188,
      "old_path": "README.md",
      "new_id": "defe8294d4548ba02e1fed63a58b36161094456a",
      "new_mode": 33188,
      "new_path": "README.md"
    },
    {
      "type": "modify",
      "old_id": "cf20f1fc346fe5a8561f1f7a1c4956e3e580287f",
      "old_mode": 33188,
      "old_path": "verilog/dv/peripheralsSPI/peripheralsSPI.c",
      "new_id": "a7d38ccd11a8d05fe0b894a3fadd9f6dfed068ee",
      "new_mode": 33188,
      "new_path": "verilog/dv/peripheralsSPI/peripheralsSPI.c"
    },
    {
      "type": "modify",
      "old_id": "7ab770f10a797ea4f8a2442565cae21e5a28c072",
      "old_mode": 33188,
      "old_path": "verilog/dv/peripheralsSPI/peripheralsSPI_tb.v",
      "new_id": "7420e91e9f715f74f7b3fd5ff9f2d2de0dfe913a",
      "new_mode": 33188,
      "new_path": "verilog/dv/peripheralsSPI/peripheralsSPI_tb.v"
    },
    {
      "type": "modify",
      "old_id": "60d078a74d85efad406866210568e00a94e4c8d6",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/SPI/SPIDevice.v",
      "new_id": "69084a0070beb8d1b8d03b28d6334968cc43bea0",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/SPI/SPIDevice.v"
    }
  ]
}