)]}'
{
  "commit": "626c8dc5099128794b80f564a62e13afb0d78460",
  "tree": "d5aa487d96700e7dc0f1257874d97a2de4a75221",
  "parents": [
    "bcdb9c9b031be47959e55c573d9f89eed65dd6a3"
  ],
  "author": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Sat May 28 20:03:11 2022 +0100"
  },
  "committer": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Sat May 28 20:03:11 2022 +0100"
  },
  "message": "Fixed GL simulations not working properly due to missing pullup on mprj_io[3]. This is needed to make sure the management core doesn\u0027t end up in an invalid reset state. Also fixed nextTest method which wasn\u0027t correctly setting the test passed pin low if a test failed. This uncovered a some mistake made in the GPIO, memory, and UART tests, which are now also fixed. These included input pins not being connected to anything within the peripherals macro.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "3f90e15212db67ddc344cd72f507e4e5eb8d6c1e",
      "old_mode": 33188,
      "old_path": ".github/workflows/user_project_ci.yml",
      "new_id": "98680d6245beaf05b5c30a972b6bc3eccb671e61",
      "new_mode": 33188,
      "new_path": ".github/workflows/user_project_ci.yml"
    },
    {
      "type": "modify",
      "old_id": "afedc4b97b43fdf669a3501029db07dfc4e48e7f",
      "old_mode": 33188,
      "old_path": "verilog/dv/corePC/corePC.c",
      "new_id": "c40e0a6ef6bf499dc2814807b55b8000c7b39421",
      "new_mode": 33188,
      "new_path": "verilog/dv/corePC/corePC.c"
    },
    {
      "type": "modify",
      "old_id": "86ed378b325d745dc19cafcb1d411786b18769c4",
      "old_mode": 33188,
      "old_path": "verilog/dv/corePC/corePC_tb.v",
      "new_id": "143f8c523a1c58fd64a1dab74c0d3689fc93e7c1",
      "new_mode": 33188,
      "new_path": "verilog/dv/corePC/corePC_tb.v"
    },
    {
      "type": "modify",
      "old_id": "f0e8dc2f1c6a072f245a604ba32a195b37bb400c",
      "old_mode": 33188,
      "old_path": "verilog/dv/memory/memory.c",
      "new_id": "bb1ec7df5b5c2ed8e2cb0528d9b5a3d9d44afc38",
      "new_mode": 33188,
      "new_path": "verilog/dv/memory/memory.c"
    },
    {
      "type": "modify",
      "old_id": "d91e66c893d8ece11fd53548d2d75279cace2adf",
      "old_mode": 33188,
      "old_path": "verilog/dv/memory/memory_tb.v",
      "new_id": "b20e63cb5c8a33668fd26a1302add1d03d4c90de",
      "new_mode": 33188,
      "new_path": "verilog/dv/memory/memory_tb.v"
    },
    {
      "type": "modify",
      "old_id": "d95f507033bbf0766b8d15e65544c4b153c0b311",
      "old_mode": 33188,
      "old_path": "verilog/dv/peripheralsGPIO/peripheralsGPIO.c",
      "new_id": "8e676365a2e0f90cbe57296ee82642c71b4b14d4",
      "new_mode": 33188,
      "new_path": "verilog/dv/peripheralsGPIO/peripheralsGPIO.c"
    },
    {
      "type": "modify",
      "old_id": "317341d2caf7eae344a4e57854a866e954036225",
      "old_mode": 33188,
      "old_path": "verilog/dv/peripheralsGPIO/peripheralsGPIO_tb.v",
      "new_id": "f3e52249561c40b523ecca164334f4d0b8d5fa1c",
      "new_mode": 33188,
      "new_path": "verilog/dv/peripheralsGPIO/peripheralsGPIO_tb.v"
    },
    {
      "type": "modify",
      "old_id": "5b5a4c2c4199fcdd6e37f8b161f29a67b76d2f95",
      "old_mode": 33188,
      "old_path": "verilog/dv/peripheralsUART/peripheralsUART.c",
      "new_id": "eed2e113cb9982922ed84c5a28522c32f99965a4",
      "new_mode": 33188,
      "new_path": "verilog/dv/peripheralsUART/peripheralsUART.c"
    },
    {
      "type": "modify",
      "old_id": "489f174bb2b7063eb13bdd0f992144d2ccd08a4a",
      "old_mode": 33188,
      "old_path": "verilog/dv/peripheralsUART/peripheralsUART_tb.v",
      "new_id": "29b4bc843ec9e9b56ec40d6b02c6c2d645edbc63",
      "new_mode": 33188,
      "new_path": "verilog/dv/peripheralsUART/peripheralsUART_tb.v"
    },
    {
      "type": "modify",
      "old_id": "8c2379f79f32f364de2efca6227b51fbfed3846e",
      "old_mode": 33188,
      "old_path": "verilog/dv/video/video.c",
      "new_id": "3139cd7275b9f8c75fe2399bfb4ec1a562945dbe",
      "new_mode": 33188,
      "new_path": "verilog/dv/video/video.c"
    },
    {
      "type": "modify",
      "old_id": "d201d52c7cbde7849f2616cfc6bf94ad2d96fe95",
      "old_mode": 33188,
      "old_path": "verilog/dv/video/video_tb.v",
      "new_id": "92666224c0d70722988c8af680200002396de229",
      "new_mode": 33188,
      "new_path": "verilog/dv/video/video_tb.v"
    },
    {
      "type": "modify",
      "old_id": "cae9c4d79237497cd0269f785bb3eb8e4e171e6a",
      "old_mode": 33188,
      "old_path": "verilog/rtl/CaravelHost/WBAddressExtension.v",
      "new_id": "5a110881c5220982a468d80ae6acba8db43233b2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/CaravelHost/WBAddressExtension.v"
    },
    {
      "type": "modify",
      "old_id": "ca74d5253bf23d34c3c395a842c165ad3f75d4f2",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ExperiarCore/Memory/LocalMemoryInterface.v",
      "new_id": "95602d0629bed93a30dcec4b4faf9f952dfe697f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ExperiarCore/Memory/LocalMemoryInterface.v"
    },
    {
      "type": "modify",
      "old_id": "c911402d5a633d55a7514aad6086f32b3bf9c459",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/GPIO/GPIO_top.v",
      "new_id": "f0d8eefac2b6d913a7a887ece3e0a5b63beab702",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/GPIO/GPIO_top.v"
    },
    {
      "type": "modify",
      "old_id": "299ba63abc6a182f6a082aae4155becd79c7c45f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/IOMultiplexer/GenerateGPIOAssigns.py",
      "new_id": "1abb9a160db6a59612e6f82036a1757bde573036",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/IOMultiplexer/GenerateGPIOAssigns.py"
    },
    {
      "type": "modify",
      "old_id": "b2c20eaf86f2c2647b8b60d643dd52e2c144d639",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/IOMultiplexer/IOMultiplexer_top.v",
      "new_id": "c3d4edab077c24a889340f63b02d226f98978347",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/IOMultiplexer/IOMultiplexer_top.v"
    },
    {
      "type": "modify",
      "old_id": "7597e20c4085f5a05da5bafae7758675c4fa7267",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/PWM/PWMDevice.v",
      "new_id": "b24a5a8312bb9dcfccc318413a6b02cb9d5f7e8c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/PWM/PWMDevice.v"
    },
    {
      "type": "modify",
      "old_id": "900c916e71b2543fad96c73230e3b93df61df689",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/PWM/PWM_top.v",
      "new_id": "3920335d71ba13ee4047797a6e0407d5f0f75d41",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/PWM/PWM_top.v"
    },
    {
      "type": "modify",
      "old_id": "67f7f9084ecbadf63bc27c5288fa44b66297085c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/Peripherals_top.v",
      "new_id": "a97c72e38381815d16fdd7e592fc9fbda6ad8fb1",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/Peripherals_top.v"
    },
    {
      "type": "modify",
      "old_id": "2c043b253f6f16c53e82810ea7ed6950119c057b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/SPI/SPI_top.v",
      "new_id": "567bc4668b3c095e8e9ff35eda700f6cf3eaff89",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/SPI/SPI_top.v"
    },
    {
      "type": "modify",
      "old_id": "ca417e6069d12782bbbfc38c14810d766d6b29d4",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/UART/UART_top.v",
      "new_id": "542abe739ea36b92f02e08a09fd406574fd2ffd7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/UART/UART_top.v"
    },
    {
      "type": "modify",
      "old_id": "4fa8756c7bd60d098fcf74de8ac4d47fd634492c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Utility/Mux.v",
      "new_id": "5e1086506753af614faf7b66ba4124590d698725",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Utility/Mux.v"
    }
  ]
}