)]}'
{
  "commit": "5704b64c4e801a735b1e17bd13f0755fa3703b45",
  "tree": "2456b417463a2a170ddf16c96c4156cb5d4c3d92",
  "parents": [
    "9fa5cd61fbe193b65b85881385d9af21102810b2"
  ],
  "author": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Mon Jun 06 21:46:25 2022 +0100"
  },
  "committer": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Mon Jun 06 21:46:25 2022 +0100"
  },
  "message": "Added test for the cores ability to access memory.\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "fcf7cec434d5329f92171f85d958b8fc255449e9",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreMemory/GenerateTestInstructions.py"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3fd0b560d9be0c6502de68db4de1ee1722b3b478",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreMemory/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6ef204c0d532efa5c2a4712cbe60021a9d0924b9",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreMemory/coreMemory.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d3abe19b769e672dd213e2a05be08c1d75efc19b",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreMemory/coreMemory_tb.v"
    }
  ]
}