)]}' { "commit": "52866026ef09c625259775f12bf79903129beef3", "tree": "f72cf5767420cddaa0378a2f0f3cdd73dfbcd816", "parents": [ "4443fea31ed75e319c3532b0ff48d1f108b6559c" ], "author": { "name": "Charlie", "email": "charlie.david.smith@hotmail.co.uk", "time": "Mon May 23 23:35:40 2022 +0100" }, "committer": { "name": "Charlie", "email": "charlie.david.smith@hotmail.co.uk", "time": "Mon May 23 23:35:40 2022 +0100" }, "message": "Made a number of fixes and changes which now allows the cores to pass the corePC simulation test. This has required the core size to increased\n", "tree_diff": [ { "type": "modify", "old_id": "e960b27719003e237ba1e41ae2479ccf203b5c0b", "old_mode": 33188, "old_path": ".github/workflows/user_project_ci.yml", "new_id": "4c3190b1fdb176c2060fd96e781355da90620c31", "new_mode": 33188, "new_path": ".github/workflows/user_project_ci.yml" }, { "type": "modify", "old_id": "e66e1064bd6eec02eceb43c74f7c421b96276338", "old_mode": 33188, "old_path": "README.md", "new_id": "a7d8dd707688124a81e6a95761fd5882a39cb72c", "new_mode": 33188, "new_path": "README.md" }, { "type": "modify", "old_id": "e637d6b2c1c603b50516698b285129a96d032c93", "old_mode": 33188, "old_path": "docs/Design/MemoryMap.txt", "new_id": "10f476b5dc4edd8ab563e0a8496d831eeef23d8b", "new_mode": 33188, "new_path": "docs/Design/MemoryMap.txt" }, { "type": "modify", "old_id": "1154da77e0cdf2f8f35dfba75c3f9bd52cf85d55", "old_mode": 33188, "old_path": "docs/Testing/Testing.md", "new_id": "08261ff46dcfe5aa8ab52e839f25ff3250ac52d4", "new_mode": 33188, "new_path": "docs/Testing/Testing.md" }, { "type": "modify", "old_id": "314eed0a2d5b062f97a494bdf3b968c2765b92ba", "old_mode": 33188, "old_path": "openlane/ExperiarCore/config.tcl", "new_id": "af416e3caf40807615c690ea9334163efd9bca4f", "new_mode": 33188, "new_path": "openlane/ExperiarCore/config.tcl" }, { "type": "modify", "old_id": "42fc7f647bb537e6848e39992076634f33467728", "old_mode": 33188, "old_path": "verilog/dv/corePC/corePC.c", "new_id": "1176863e0cba1f97747280e278eef1796cfd410f", "new_mode": 33188, "new_path": "verilog/dv/corePC/corePC.c" }, { "type": "modify", "old_id": "546d80d48517acd23d6336e88d9ab4fc67380ec7", "old_mode": 33188, "old_path": "verilog/dv/corePC/corePC_tb.v", "new_id": "2c08de1f5480bf528068ecd6c5989f8a81c06b2d", "new_mode": 33188, "new_path": "verilog/dv/corePC/corePC_tb.v" }, { "type": "modify", "old_id": "01d8ddc997720fdf210105da1412c04bcf5d545c", "old_mode": 33188, "old_path": "verilog/rtl/CaravelHost/CaravelHost_top.v", "new_id": "8588b207f5d99e6870c7fd7310c552701a0faa26", "new_mode": 33188, "new_path": "verilog/rtl/CaravelHost/CaravelHost_top.v" }, { "type": "modify", "old_id": "c5c10e3d8231df0030074a1638bd9a463e46eb7f", "old_mode": 33188, "old_path": "verilog/rtl/CaravelHost/WBAddressExtension.v", "new_id": "c793ae00a1514d1641e198a40f77297e1ae43334", "new_mode": 33188, "new_path": "verilog/rtl/CaravelHost/WBAddressExtension.v" }, { "type": "modify", "old_id": "621fd87493a934dcec3873692f79b0921ca15f8a", "old_mode": 33188, "old_path": "verilog/rtl/ExperiarCore/CoreManagement.v", "new_id": "4130065be5a06db03cef1b38785904713b241a8f", "new_mode": 33188, "new_path": "verilog/rtl/ExperiarCore/CoreManagement.v" }, { "type": "modify", "old_id": "0feb05f6b044162da211a8c655073f4d4df9a086", "old_mode": 33188, "old_path": "verilog/rtl/ExperiarCore/ExperiarCore_top.v", "new_id": "80c12e1170971331124e6be60e6393160243d92f", "new_mode": 33188, "new_path": "verilog/rtl/ExperiarCore/ExperiarCore_top.v" }, { "type": "modify", "old_id": "90c3cfe7382e578ea3e24d85f5caeda4a87e885e", "old_mode": 33188, "old_path": "verilog/rtl/ExperiarCore/Memory/LocalMemoryInterface.v", "new_id": "ca74d5253bf23d34c3c395a842c165ad3f75d4f2", "new_mode": 33188, "new_path": "verilog/rtl/ExperiarCore/Memory/LocalMemoryInterface.v" }, { "type": "modify", "old_id": "b06714bb24d5181bade86d5a878514838781e388", "old_mode": 33188, "old_path": "verilog/rtl/ExperiarCore/Memory/MemoryController.v", "new_id": "12c1e2d7ff2d8eb7c8b2fd86a5a10a82dd32433b", "new_mode": 33188, "new_path": "verilog/rtl/ExperiarCore/Memory/MemoryController.v" }, { "type": "modify", "old_id": "fc9fd7d84f8fde107801574c619b9d29a5ed7b34", "old_mode": 33188, "old_path": "verilog/rtl/ExperiarCore/RV32ICore.v", "new_id": "397a732db2a4f40857d6b7af849bc1c721fce321", "new_mode": 33188, "new_path": "verilog/rtl/ExperiarCore/RV32ICore.v" }, { "type": "modify", "old_id": "f2ebdc159af9d81561858be53d6deea4b3013d94", "old_mode": 33188, "old_path": "verilog/rtl/ExperiarCore/Wishbone/Core_WBInterface.v", "new_id": "fc0735d16be36453d029cdff7b293cca55dce5c4", "new_mode": 33188, "new_path": "verilog/rtl/ExperiarCore/Wishbone/Core_WBInterface.v" }, { "type": "modify", "old_id": "ef96a12d268f8abdf91448de1dc8d8f9fa17d1d9", "old_mode": 33188, "old_path": "verilog/rtl/ExperiarCore/Wishbone/WB_SRAMInterface.v", "new_id": "07e711203c54430161d484db84bdebb606dfdeed", "new_mode": 33188, "new_path": "verilog/rtl/ExperiarCore/Wishbone/WB_SRAMInterface.v" }, { "type": "modify", "old_id": "acfee17f4831b727ca3e4cb7b226089129eab599", "old_mode": 33188, "old_path": "verilog/rtl/ExperiarSoC/ExperiarSoC_top.v", "new_id": "1521abcac6ae76ba34f5921231b7c67dcd04225f", "new_mode": 33188, "new_path": "verilog/rtl/ExperiarSoC/ExperiarSoC_top.v" }, { "type": "modify", "old_id": "6f29f6c19a9838a2b4df1d8c146931a15fb31c82", "old_mode": 33188, "old_path": "verilog/rtl/Flash/FlashBuffer.v", "new_id": "acaae31bf8cd16e9215a2268bdb3962ac29b7e5a", "new_mode": 33188, "new_path": "verilog/rtl/Flash/FlashBuffer.v" }, { "type": "modify", "old_id": "fb22c24e31347ac0839f9fa493f33adca4f0ddac", "old_mode": 33188, "old_path": "verilog/rtl/Flash/WBFlashInterface.v", "new_id": "60ea02d1be31c9d0e349a11d2a2f018aced26320", "new_mode": 33188, "new_path": "verilog/rtl/Flash/WBFlashInterface.v" }, { "type": "modify", "old_id": "1e742e9e75a96912d18f66e906f98658ad24f2e5", "old_mode": 33188, "old_path": "verilog/rtl/Peripherals/GPIO/GPIODevice.v", "new_id": "ea5e53ae8676c4cf0603bb60398492d8bf4e17e0", "new_mode": 33188, "new_path": "verilog/rtl/Peripherals/GPIO/GPIODevice.v" }, { "type": "modify", "old_id": "6213c7bd259bc228dc31edb9249c8cd8aa781f25", "old_mode": 33188, "old_path": "verilog/rtl/Peripherals/GPIO/GPIO_top.v", "new_id": "c911402d5a633d55a7514aad6086f32b3bf9c459", "new_mode": 33188, "new_path": "verilog/rtl/Peripherals/GPIO/GPIO_top.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "6c252b94d12a0eb87f0d0bce43d06b323dc5c05f", "new_mode": 33188, "new_path": "verilog/rtl/Peripherals/Registers/OutputRegister.v" }, { "type": "modify", "old_id": "8cacb6a4511158477fe5e02fa1161e44ff32ee6e", "old_mode": 33188, "old_path": "verilog/rtl/Peripherals/SPI/SPIDevice.v", "new_id": "60d078a74d85efad406866210568e00a94e4c8d6", "new_mode": 33188, "new_path": "verilog/rtl/Peripherals/SPI/SPIDevice.v" }, { "type": "modify", "old_id": "e52e86f6d4229c71262e7e62a0d29041561f19fd", "old_mode": 33188, "old_path": "verilog/rtl/Peripherals/UART/UARTDevice.v", "new_id": "68d55c0583d615d66882e0e4dfedaa6cf88f8142", "new_mode": 33188, "new_path": "verilog/rtl/Peripherals/UART/UARTDevice.v" }, { "type": "modify", "old_id": "5cd9d14010ae341fc030c276de0eeebda766b983", "old_mode": 33188, "old_path": "verilog/rtl/Peripherals/WBPeripheralBusInterface/WBPeripheralBusInterface_top.v", "new_id": "6440bf48a4d9d807f955c1b5adea120ec840defe", "new_mode": 33188, "new_path": "verilog/rtl/Peripherals/WBPeripheralBusInterface/WBPeripheralBusInterface_top.v" }, { "type": "modify", "old_id": "41950bdfe1103c6db9413fda04bac674cce11f12", "old_mode": 33188, "old_path": "verilog/rtl/Video/VGA_top.v", "new_id": "7de94c4b13970585770f5cbc34d6e0d902e31e77", "new_mode": 33188, "new_path": "verilog/rtl/Video/VGA_top.v" }, { "type": "modify", "old_id": "0a7ef4888c56a87e187c2de31678b9838407736f", "old_mode": 33188, "old_path": "verilog/rtl/Video/Video_top.v", "new_id": "c1c756fbd741e39fb8f0b4e68e3cfe94abda3b52", "new_mode": 33188, "new_path": "verilog/rtl/Video/Video_top.v" }, { "type": "modify", "old_id": "d9f36173aa652774e8f9239d969cb60a86be023d", "old_mode": 33188, "old_path": "verilog/rtl/WishboneInterconnect/WishboneInterconnect_top.v", "new_id": "a46616b1ca6ed887b8d4fb2aa0cb469278e285ba", "new_mode": 33188, "new_path": "verilog/rtl/WishboneInterconnect/WishboneInterconnect_top.v" } ] }