)]}'
{
  "commit": "4443fea31ed75e319c3532b0ff48d1f108b6559c",
  "tree": "c0557906a3a368d6c16d9515465b9d748eb52e23",
  "parents": [
    "c138fb0519ad778b4625b6f1d7391c7018ac14c5"
  ],
  "author": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Sun May 22 23:52:06 2022 +0100"
  },
  "committer": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Sun May 22 23:52:06 2022 +0100"
  },
  "message": "Added read back of test memory to core program counter test.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "5f78d80e8e067f7a32184fae35b4d9afbfc25b38",
      "old_mode": 33188,
      "old_path": "verilog/dv/corePC/corePC.c",
      "new_id": "42fc7f647bb537e6848e39992076634f33467728",
      "new_mode": 33188,
      "new_path": "verilog/dv/corePC/corePC.c"
    },
    {
      "type": "modify",
      "old_id": "a1d6de9a7676f08585ae4aa686bab18261513b42",
      "old_mode": 33188,
      "old_path": "verilog/dv/corePC/corePC_tb.v",
      "new_id": "546d80d48517acd23d6336e88d9ab4fc67380ec7",
      "new_mode": 33188,
      "new_path": "verilog/dv/corePC/corePC_tb.v"
    }
  ]
}