)]}'
{
  "commit": "4281fdf98f68207024d7568b534f6ba8938490d5",
  "tree": "5d99ba4cd5cea34d1d3809630351f9fb015663b1",
  "parents": [
    "95c709cf81d88c4d5b3ce45c1c807ad6fb3af0e1"
  ],
  "author": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Tue Jun 07 00:51:59 2022 +0100"
  },
  "committer": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Tue Jun 07 00:51:59 2022 +0100"
  },
  "message": "Added additional core memory tests to verify read from flash and writes to gpio.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "de96f76e0a8d36e000bdc72f4df6646728c59506",
      "old_mode": 33188,
      "old_path": "README.md",
      "new_id": "b4d77c3fbf0a58650e67f0cfd1b8bdf2d7c9defb",
      "new_mode": 33188,
      "new_path": "README.md"
    },
    {
      "type": "modify",
      "old_id": "e50b205ef709d2c05b0f2ecba2e4ac8516ea9425",
      "old_mode": 33188,
      "old_path": "verilog/dv/.gitignore",
      "new_id": "281d833e1c045594d3ceb51dce242bf1d974b9f8",
      "new_mode": 33188,
      "new_path": "verilog/dv/.gitignore"
    },
    {
      "type": "modify",
      "old_id": "fcf7cec434d5329f92171f85d958b8fc255449e9",
      "old_mode": 33188,
      "old_path": "verilog/dv/coreMemory/GenerateTestInstructions.py",
      "new_id": "dda3ec23f34368df4582d021ac500e3c9ebd1607",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreMemory/GenerateTestInstructions.py"
    },
    {
      "type": "modify",
      "old_id": "0b78f60e91306f9506011c5f14a414dcaba14f50",
      "old_mode": 33188,
      "old_path": "verilog/dv/coreMemory/coreMemory.c",
      "new_id": "fc53f88c4537de488feb08d79bf7f5bac228cbb5",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreMemory/coreMemory.c"
    },
    {
      "type": "modify",
      "old_id": "d3abe19b769e672dd213e2a05be08c1d75efc19b",
      "old_mode": 33188,
      "old_path": "verilog/dv/coreMemory/coreMemory_tb.v",
      "new_id": "d1365d647cca0dc26374e6f6908a095d5a9c2b21",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreMemory/coreMemory_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c64984deaa3347cde5e39e00ecd00ee5ad057801",
      "new_mode": 33188,
      "new_path": "verilog/dv/coreMemory/test.hex"
    }
  ]
}