)]}'
{
  "commit": "2746c447db94bba40a29927255a48363bd0952fb",
  "tree": "8866c920ce13ae60eb015ece79df03359208b891",
  "parents": [
    "d52c5c2f369801430e04e50872817de0c1acb570"
  ],
  "author": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Wed May 25 18:20:02 2022 +0100"
  },
  "committer": {
    "name": "Charlie",
    "email": "charlie.david.smith@hotmail.co.uk",
    "time": "Wed May 25 18:20:02 2022 +0100"
  },
  "message": "Made fixes to UART device and caravel host to enable UART-rtl test to pass. Also updated corePC test to use the newer GPIO registers.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "2720694dbc592e50c76277d6ffc638198c883953",
      "old_mode": 33188,
      "old_path": ".github/workflows/user_project_ci.yml",
      "new_id": "27c3bff1a3d52d5d5ff107f390e80e5ea71870f6",
      "new_mode": 33188,
      "new_path": ".github/workflows/user_project_ci.yml"
    },
    {
      "type": "modify",
      "old_id": "1176863e0cba1f97747280e278eef1796cfd410f",
      "old_mode": 33188,
      "old_path": "verilog/dv/corePC/corePC.c",
      "new_id": "afedc4b97b43fdf669a3501029db07dfc4e48e7f",
      "new_mode": 33188,
      "new_path": "verilog/dv/corePC/corePC.c"
    },
    {
      "type": "modify",
      "old_id": "aed7798c507ee66881887d35712b4330bc183066",
      "old_mode": 33188,
      "old_path": "verilog/dv/peripheralsUART/peripheralsUART.c",
      "new_id": "5b5a4c2c4199fcdd6e37f8b161f29a67b76d2f95",
      "new_mode": 33188,
      "new_path": "verilog/dv/peripheralsUART/peripheralsUART.c"
    },
    {
      "type": "modify",
      "old_id": "738b21e65c3fe1abfefe9f05eab37172e8eb829d",
      "old_mode": 33188,
      "old_path": "verilog/dv/peripheralsUART/peripheralsUART_tb.v",
      "new_id": "e02fa63951d06a26a30d6cc9f1bfe50188cf2328",
      "new_mode": 33188,
      "new_path": "verilog/dv/peripheralsUART/peripheralsUART_tb.v"
    },
    {
      "type": "modify",
      "old_id": "8588b207f5d99e6870c7fd7310c552701a0faa26",
      "old_mode": 33188,
      "old_path": "verilog/rtl/CaravelHost/CaravelHost_top.v",
      "new_id": "791f4b6a4654927652a9b02b5bc4ec1eae00fdc7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/CaravelHost/CaravelHost_top.v"
    },
    {
      "type": "modify",
      "old_id": "c793ae00a1514d1641e198a40f77297e1ae43334",
      "old_mode": 33188,
      "old_path": "verilog/rtl/CaravelHost/WBAddressExtension.v",
      "new_id": "cae9c4d79237497cd0269f785bb3eb8e4e171e6a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/CaravelHost/WBAddressExtension.v"
    },
    {
      "type": "modify",
      "old_id": "68d55c0583d615d66882e0e4dfedaa6cf88f8142",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Peripherals/UART/UARTDevice.v",
      "new_id": "39419419d052ac2d0d7ef5111366073d0a004da5",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Peripherals/UART/UARTDevice.v"
    },
    {
      "type": "modify",
      "old_id": "f951c84cd77fd3171533897eed3422b70223e212",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Utility/FIFO.v",
      "new_id": "dfa8050e700f9375d5a301813cf312be0d97cec9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Utility/FIFO.v"
    }
  ]
}